



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | RXv2 |
| Core Size | 32-Bit Single-Core |
| Speed | 240MHz |
| Connectivity | CANbus, EBI/EMI, Ethernet, I ² C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 78 |
| Program Memory Size | 4MB (4M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 64K x 8 |
| RAM Size | 512K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V |
| Data Converters | A/D 8x12b, 14x12b; D/A 1x12 |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LFQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f571mlhdfp-30 |

1. Overview

1.1 Outline of Specifications

Table 1.1 lists the specifications in outline, and Table 1.2 gives a comparison of the functions of products in different packages.

Table 1.1 shows the outline of maximum specifications, and the number of peripheral module channels differs depending on the pin number on the package and the code flash memory capacity. For details, see Table 1.2, Comparison of Functions for Different Packages.

Table 1.1 Outline of Specifications (1/10)

| Classification | Module/Function | Description |
|----------------|-------------------|---|
| CPU | CPU | <ul style="list-style-type: none"> • Maximum operating frequency: 240 MHz • 32-bit RX CPU (RxV2) • Minimum instruction execution time: One instruction per state (cycle of the system clock) • Address space: 4-Gbyte linear • Register set of the CPU <ul style="list-style-type: none"> General purpose: Sixteen 32-bit registers Control: Ten 32-bit registers Accumulator: Two 72-bit registers • Basic instructions: 75 • Floating-point instructions: 11 • DSP instructions: 23 • Addressing modes: 11 • Data arrangement <ul style="list-style-type: none"> Instructions: Little endian Data: Selectable as little endian or big endian • On-chip 32-bit multiplier: $32 \times 32 \rightarrow 64$ bits • On-chip divider: $32 / 32 \rightarrow 32$ bits • Barrel shifter: 32 bits |
| | FPU | <ul style="list-style-type: none"> • Single precision (32-bit) floating point • Data types and floating-point exceptions in conformance with the IEEE754 standard |
| Memory | Code flash memory | <ul style="list-style-type: none"> • Capacity: 2 Mbytes, 2.5 Mbytes, 3 Mbytes, 4 Mbytes • No-wait access at up to 120 MHz, single wait access at frequencies above 120 MHz • No-wait access to instructions and operands when the AFU is hit in operation at 240 MHz • On-board programming: Four types • Off-board programming (parallel programmer mode) • The trusted memory (TM) function protects against the reading of programs from blocks 8 and 9. |
| | Data flash memory | <ul style="list-style-type: none"> • Capacity: 64 Kbytes • Programming/erasing: 100,000 times |
| | RAM | <ul style="list-style-type: none"> • Capacity: 512 Kbytes • 0000 0000h to 0003 FFFFh (256 Kbytes): 240 MHz No-wait access • 0004 0000h to 0007 FFFFh (256 Kbytes): No-wait access at up to 120 MHz, single wait access at frequencies above 120 MHz |
| | RAM with ECC | <ul style="list-style-type: none"> • Capacity: 32 Kbytes • Single wait access at up to 120 MHz, two wait accesses for reading and three wait accesses for writing at frequencies above 120 MHz • SEC-DED (single error correction/double error detection) |
| | Standby RAM | <ul style="list-style-type: none"> • Capacity: 8 Kbytes • Operation synchronized with PCLKB: Up to 60 MHz, two-cycle access |

Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (4/7)

| Pin Number 177-Pin TFLGA 176-Pin LFBGA | Power Supply Clock System Control | I/O Port | Bus EXDMAC SDRAMC | Timer (MTU, GPT, TPU, TMR, PPG, RTC, CMTW, POE, CAC) | Communication (ETHERC, SCIG, SCIh, RSPI, I2C, CAN, USB, SSI) | Memory Interface Camera Interface (QSPI, SDHI, MMCIF, PDC) | Interrupt | S12ADC, R12DA |
|--|---|----------|-------------------------|---|---|---|-----------|------------------|
| J14 | | PA7 | A7 | TIOCB2/PO23 | MISOA-B/ ET0_WOL | | | |
| J15 | | PA6 | A6 | MTIC5V/MTCLKB/ GTETRG-C/TIOCA2/ TMCI3/PO22/POE10# | CTS5#/RTS5#/SS5#/ MOSIA-B/ ET0_EXOUT | | | |
| K1 | | P33 | EDREQ1 | MTIOC0D/TIOCD0/ TMRI3/PO11/POE4#/ POE11# | RXD6/RXD0/ SMISO6/ SMISO0/SSCL6/ SSCL0/CRX0 | PCK0 | IRQ3-DS | |
| K2 | | P32 | | MTIOC0C/TIOCC0/ TMO3/PO10/ RTCOUT/RTCIC2/ POE0#/POE10# | TXD6/TXD0/ SMOSI6/SMOSI0/ SSDA6/SSDA0/ CTX0/ USB0_VBUSEN | VSYNC | IRQ2-DS | |
| K3 | TDI | PF2 | | | RXD1/SMISO1/ SSCL1 | | | |
| K4 | TCK | PF1 | | | SCK1 | | | |
| K12 | | PB2 | A10 | TIOCC3/TCLKC/ PO26 | CTS4#/RTS4#/CTS6#/ RTS6#/SS4#/SS6#/ ET0_RX_CLK/ REF50CK0 | | | |
| K13 | | P71 | A18/CS1# | | ET0_MDIO | | | |
| K14 | VCC | | | | | | | |
| K15 | | PB0 | A8 | MTIC5W/TIOCA3/ PO24 | RXD4/RXD6/SMISO4/ SMISO6/SSCL4/ SSCL6/ET0_ERXD1/ RMII0_RXD1 | | IRQ12 | |
| L1 | | P31 | | MTIOC4D/TMCI2/ PO9/RTCIC1 | CTS1#/RTS1#/ SS1#/ET1_MDC/ SSLB0-A | | IRQ1-DS | |
| L2 | | P30 | | MTIOC4B/TMRI3/ PO8/RTCIC0/POE8# | RXD1/SMISO1/ SSCL1/ET1_MDIO/ MISOB-A | | IRQ0-DS | |
| L3 | TDO | PF0 | | | TXD1/SMOSI1/ SSDA1 | | | |
| L4 | | P25 | CS5#/ EDACK1 | MTIOC4C/MTCLKB/ TIOCA4/PO5 | RXD3/SMISO3/ SSCL3/ SSIDATA1 | H SYNC | | ADTRG0# |
| L12 | | PB6 | A14 | MTIOC3D/TIOCA5/ PO30 | RXD9/ET0_ERXD1/ RMII0_TXD1 | | | |
| L13 | | PB3 | A11 | MTIOC0A/MTIOC4A/ TIOCD3/TCLKD/ TMO0/PO27/POE11# | SCK4/SCK6/ ET0_RX_ER/ RMII0_RX_ER | | | |
| L14 | | PB1 | A9 | MTIOC0C/MTIOC4C/ TIOCB3/TMCI0/PO25 | TXD4/TXD6/SMOSI4/ SMOSI6/SSDA4/ SSDA6/ET0_ERXD0/ RMII0_RXD0 | | IRQ4-DS | |
| L15 | | P72 | A19/CS2# | | ET0_MDC | | | |
| M1 | | P27 | CS7# | MTIOC2B/TMCI3/PO7 | SCK1/ET1_WOL/ RSPIKB-A | | | |
| M2 | | P26 | CS6# | MTIOC2A/TMO1/PO6 | TXD1/CTS3#/ RTS3#/SMOSI1/ SS3#/SSDA1/ ET1_EXOUT/ MISOB-A | | | |
| M3 | | P24 | CS4#/ EDREQ1 | MTIOC4A/MTCLKA/ TIOCB4/TMRI1/PO4 | SCK3/ USB0_VBUSEN/ SSISCK1 | PIXCLK | | |
| M4 | | P86 | | MTIOC4D/ GTIOC2B-B/TIOCA0 | RXD10 | PIXD1 | | |

Table 1.8 List of Pin and Pin Functions (144-Pin LQFP) (1/5)

| Pin Number 144-Pin LQFP | Power Supply Clock System Control | I/O Port | Bus EXDMAC SDRAMC | Timer (MTU, GPT, TPU, TMR, PPG, RTC, CMTW, POE, CAC) | Communication (ETHERC, SCIG, SCH, RSPI, RIIC, CAN, USB, SSI) | Memory Interface Camera Interface (QSPI, SDHI, MMCIF, PDC) | Interrupt | S12ADC, R12DA |
|----------------------------|--------------------------------------|----------|-------------------------|---|---|---|-----------|------------------|
| 1 | AVSS0 | | | | | | | |
| 2 | | P05 | | | | | IRQ13 | DA1 |
| 3 | AVCC1 | | | | | | | |
| 4 | | P03 | | | | | IRQ11 | DA0 |
| 5 | AVSS1 | | | | | | | |
| 6 | | P02 | | TMCI1 | SCK6 | | IRQ10 | AN120 |
| 7 | | P01 | | TMCI0 | RXD6/SMISO6/SSCL6 | | IRQ9 | AN119 |
| 8 | | P00 | | TMRI0 | TXD6/SMOSI6/SSDA6 | | IRQ8 | AN118 |
| 9 | | PF5 | | | | | IRQ4 | |
| 10 | EMLE | | | | | | | |
| 11 | | PJ5 | | POE8# | | | | |
| 12 | VSS | | | | | | | |
| 13 | | PJ3 | EDACK1 | MTIOC3C | ET0_EXOUT/CTS6#/RTS6#/CTS0#/RTS0#/SS6#/SS0# | | | |
| 14 | VCL | | | | | | | |
| 15 | VBATT | | | | | | | |
| 16 | MD/FINED | | | | | | | |
| 17 | XCIN | | | | | | | |
| 18 | XCOOUT | | | | | | | |
| 19 | RES | | | | | | | |
| 20 | XTAL | P37 | | | | | | |
| 21 | VSS | | | | | | | |
| 22 | EXTAL | P36 | | | | | | |
| 23 | VCC | | | | | | | |
| 24 | | P35 | | | | | NMI | |
| 25 | TRST# | P34 | | MTIOC0A/TMC13/PO12/POE10# | SCK6/SCK0/ET0_LINKSTA | | IRQ4 | |
| 26 | | P33 | EDREQ1 | MTIOC0D/TIOCD0/TMRI3/PO11/POE4#/POE11# | RXD6/RXD0/SMISO6/SMISO0/SSCL6/SSCL0/CRX0 | PCKO | IRQ3-DS | |
| 27 | | P32 | | MTIOC0C/TIOCC0/TMO3/PO10/RTCOUT/RTCIC2/POE0#/POE10# | TXD6/TXD0/SMOSI6/SMOSI0/SSDA6/SSDA0/CTX0/USB0_VBUSEN | VSYNC | IRQ2-DS | |
| 28 | TMS | P31 | | MTIOC4D/TMC12/PO9/RTCIC1 | CTS1#/RTS1#/SS1#/SSLB0-A | | IRQ1-DS | |
| 29 | TDI | P30 | | MTIOC4B/TMRI3/PO8/RTCIC0/POE8# | RXD1/SMISO1/SSCL1/MISOB-A | | IRQ0-DS | |
| 30 | TCK | P27 | CS7# | MTIOC2B/TMC13/PO7 | SCK1/RSPCKB-A | | | |
| 31 | TDO | P26 | CS6# | MTIOC2A/TMO1/PO6 | TXD1/CTS3#/RTS3#/SMOSI1/SS3#/SSDA1/MOSIB-A | | | |
| 32 | | P25 | CS5#/EDACK1 | MTIOC4C/MTCLKB/TIOCA4/PO5 | RXD3/SMISO3/SSCL3/SSIDATA1 | HSYNC | | ADTRG0# |
| 33 | | P24 | CS4#/EDREQ1 | MTIOC4A/MTCLKA/TIOCB4/TMRI1/PO4 | SCK3/USB0_VBUSEN/SSISCK1 | PIXCLK | | |
| 34 | | P23 | EDACK0 | MTIOC3D/MTCLKD/GTIOC0A-B/TIOCD3/PO3 | TXD3/CTS0#/RTS0#/SMOSI3/SS0#/SSDA3/SSISCK0 | PIXD7 | | |
| 35 | | P22 | EDREQ0 | MTIOC3B/MTCLKC/GTIOC1A-B/TIOCC3/TMO0/PO2 | SCK0/USB0_OVRCURB/AUDIO_MCLK | PIXD6 | | |

Table 1.8 List of Pin and Pin Functions (144-Pin LQFP) (3/5)

| Pin Number 144-Pin LQFP | Power Supply Clock System Control | I/O Port | Bus EXDMAC SDRAMC | Timer (MTU, GPT, TPU, TMR, PPG, RTC, CMTW, POE, CAC) | Communication (ETHERC, SCIG, SCH, RSPI, RIIC, CAN, USB, SSI) | Memory Interface Camera Interface (QSPI, SDHI, MMCIF, PDC) | Interrupt | S12ADC, R12DA |
|----------------------------|--------------------------------------|----------|-------------------|--|--|--|-----------|---------------|
| 62 | | PC5 | A21/CS2#/WAIT# | MTIOC3B/MTCLKD/GTIOC1A-D/TMRI2/PO29 | SCK8/RSPCKA-A/RTS8#/ET0_ETXD2 | MMC_D5-A | | |
| 63 | TRSYNC | P82 | EDREQ1 | MTIOC4A/GTIOC2A-D/PO28 | TXD10/ET0_ETXD1/RMII0_TXD1 | MMC_D4-A | | |
| 64 | TRDATA1 | P81 | EDACK0 | MTIOC3D/GTIOC0B-D/PO27 | RXD10/ET0_ETXD0/RMII0_TXD0 | MMC_D3-A/SDHI_CD-A/QIO3-A | | |
| 65 | TRDATA0 | P80 | EDREQ0 | MTIOC3B/PO26 | SCK10/RTS10#/ET0_TX_EN/RMII0_TXD_EN | MMC_D2-A/SDHI_WP-A/QIO2-A | | |
| 66 | | PC4 | A20/CS3# | MTIOC3D/MTCLKC/GTETRG-D/TMC1I/PO25/POE0# | SCK5/CTS8#/SSLA0-A/ET0_TX_CLK/ | MMC_D1-A/SDHI_D1-A/QIO1-A/QMI-A | | |
| 67 | | PC3 | A19 | MTIOC4D/GTIOC1B-D/TCLKB/PO24 | TXD5/SMOSI5/SSDA5/ET0_RX_ER | MMC_D0-A/SDHI_D0-A/QIO0-A/QMO-A | | |
| 68 | | P77 | CS7# | PO23 | TXD11/ET0_RX_ER/RMII0_RX_ER | MMC_CLK-A/SDHI_CLK-A/QSPCLK-A | | |
| 69 | | P76 | CS6# | PO22 | RXD11/ET0_RX_CLK/REF50CK0 | MMC_CMD-A/SDHI_CMD-A/QSSL-A | | |
| 70 | | PC2 | A18 | MTIOC4B/GTIOC2B-D/TCLKA/PO21 | RXD5/SMISO5/SSCL5/SSLA3-A/ET0_RX_DV | MMC_CD-A/SDHI_D3-A | | |
| 71 | | P75 | CS5# | PO20 | SCK11/RTS11/ET0_ERXD0/RMII0_RXD0 | MMC_RES#-A/SDHI_D2-A | | |
| 72 | | P74 | A20/CS4# | PO19 | CTS11#/ET0_ERXD1/RMII0_RXD1 | | | |
| 73 | | PC1 | A17 | MTIOC3A/TCLKD/PO18 | SCK5/SSLA2-A/ET0_ERXD2 | | IRQ12 | |
| 74 | VCC | | | | | | | |
| 75 | | PC0 | A16 | MTIOC3C/TCLKC/PO17 | CTS5#/RTS5#/SS5#/SSLA1-A/ET0_ERXD3 | | IRQ14 | |
| 76 | VSS | | | | | | | |
| 77 | | P73 | CS3# | PO16 | ET0_WOL | | | |
| 78 | | PB7 | A15 | MTIOC3B/TIOCB5/PO31 | TXD9/ET0_CRS/RMII0_CRS_DV | | | |
| 79 | | PB6 | A14 | MTIOC3D/TIOCA5/PO30 | RXD9/ET0_ETXD1/RMII0_TXD1 | | | |
| 80 | | PB5 | A13 | MTIOC2A/MTIOC1B/TIOCB4/TMRI1/PO29/POE4# | SCK9/RTS9#/ET0_ETXD0/RMII0_TXD0 | | | |
| 81 | | PB4 | A12 | TIOCA4/PO28 | CTS9#/ET0_RX_EN/RMII0_RXD_EN | | | |
| 82 | | PB3 | A11 | MTIOC0A/MTIOC4A/TIOCD3/TCLKD/TMO0/PO27/POE11# | SCK4/SCK6/ET0_RX_ER/RMII0_RX_ER | | | |
| 83 | | PB2 | A10 | TIOCC3/TCLKC/PO26 | CTS4#/RTS4#/CTS6#/RTS6#/SS4#/SS6#/ET0_RX_CLK/REF50CK0 | | | |
| 84 | | PB1 | A9 | MTIOC0C/MTIOC4C/TIOCB3/TMC10/PO25 | TXD4/TXD6/SMOSI4/SMOSI6/SSDA4/SSDA6/ET0_ERXD0/RMII0_RXD0 | | IRQ4-DS | |
| 85 | | P72 | A19/CS2# | | ET0_MDC | | | |
| 86 | | P71 | A18/CS1# | | ET0_MDIO | | | |

- Longword-size I/O registers

```

MOV.L #SFR_ADDR, R1
MOV.L #SFR_DATA, [R1]
CMP [R1].L, R1
;; Next process

```

If multiple registers are written to and a subsequent instruction should be executed after the write operations are entirely completed, only read the I/O register that was last written to and execute the operation using the value; it is not necessary to read or execute operation for all the registers that were written to.

(3) Number of Access Cycles to I/O Registers

For the number of I/O register access cycles, refer to section [Table 4.1, List of I/O Registers \(Address Order\)](#). The number of access cycles to I/O registers is obtained by following equation.*1

Number of access cycles to I/O registers = Number of bus cycles for internal main bus 1 +
 Number of divided clock synchronization cycles +
 Number of bus cycles for internal peripheral busses 1 to 6

The number of bus cycles of internal peripheral bus 1 to 6 differs according to the register to be accessed.

When peripheral functions connected to internal peripheral bus 2 to 6 or registers for the external bus control unit (except for bus error related registers) are accessed, the number of divided clock synchronization cycles is added.

The number of divided clock synchronization cycles differs depending on the frequency ratio between ICLK and PCLK (or FCLK, BCLK) or bus access timing.

In the peripheral function unit, when the frequency ratio of ICLK is equal to or greater than that of PCLK (or FCLK), the sum of the number of bus cycles for internal main bus 1 and the number of the divided clock synchronization cycles will be one cycle of PCLK (or FCLK) at a maximum. Therefore, one PCLK (or FCLK) has been added to the number of access states shown in [Table 4.1](#).

When the frequency ratio of ICLK is lower than that of PCLK (or FCLK), the subsequent bus access is started from the ICLK cycle following the completion of the access to the peripheral functions. Therefore, the access cycles are described on an ICLK basis.

In the external bus control unit, the sum of the number of bus cycles for internal main bus 1 and the number of divided clock synchronization cycles will be one cycle of BCLK at a maximum. Therefore, one BCLK is added to the number of access cycles shown in [Table 4.1](#).

Note 1. This applies to the number of cycles when the access from the CPU does not conflict with the instruction fetching to the external memory or bus access from the different bus master (DMAC or DTC).

(4) Notes on Sleep Mode and Mode Transitions

During sleep mode or mode transitions, do not write to the registers related to system control (indicated by 'SYSTEM' in the Module Symbol column in [Table 4.1, List of I/O Registers \(Address Order\)](#)).

(5) Restrictions in Relation to RMPA and String-Manipulation Instructions

The allocation of data to be handled by RMPA or string-manipulation instructions to I/O registers is prohibited, and operation is not guaranteed if this restriction is not observed.

4.1 I/O Register Addresses (Address Order)

Table 4.1 List of I/O Registers (Address Order) (1 / 67)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | | Related Function |
|------------|---------------|--|-----------------|----------------|-------------|-------------------------|-------------|--------------------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | |
| 0008 0000h | SYSTE M | Mode Monitor Register | MDMONR | 16 | 16 | 3 ICLK | | Operating Modes |
| 0008 0002h | SYSTE M | Mode Status Register | MDSR | 16 | 16 | 3 ICLK | | Operating Modes |
| 0008 0006h | SYSTE M | System Control Register 0 | SYSCR0 | 16 | 16 | 3 ICLK | | Operating Modes |
| 0008 0008h | SYSTE M | System Control Register 1 | SYSCR1 | 16 | 16 | 3 ICLK | | Operating Modes |
| 0008 000Ch | SYSTE M | Standby Control Register | SBYCR | 16 | 16 | 3 ICLK | | Low Power Consumption |
| 0008 0010h | SYSTE M | Module Stop Control Register A | MSTPCRA | 32 | 32 | 3 ICLK | | Low Power Consumption |
| 0008 0014h | SYSTE M | Module Stop Control Register B | MSTPCRB | 32 | 32 | 3 ICLK | | Low Power Consumption |
| 0008 0018h | SYSTE M | Module Stop Control Register C | MSTPCRC | 32 | 32 | 3 ICLK | | Low Power Consumption |
| 0008 001Ch | SYSTE M | Module Stop Control Register D | MSTPCRD | 32 | 32 | 3 ICLK | | Low Power Consumption |
| 0008 0020h | SYSTE M | System Clock Control Register | SCKCR | 32 | 32 | 3 ICLK | | Clock Generation Circuit |
| 0008 0024h | SYSTE M | System Clock Control Register 2 | SCKCR2 | 16 | 16 | 3 ICLK | | Clock Generation Circuit |
| 0008 0026h | SYSTE M | System Clock Control Register 3 | SCKCR3 | 16 | 16 | 3 ICLK | | Clock Generation Circuit |
| 0008 0028h | SYSTE M | PLL Control Register | PLLCR | 16 | 16 | 3 ICLK | | Clock Generation Circuit |
| 0008 002Ah | SYSTE M | PLL Control Register 2 | PLLCR2 | 8 | 8 | 3 ICLK | | Clock Generation Circuit |
| 0008 0030h | SYSTE M | External Bus Clock Control Register | BCKCR | 8 | 8 | 3 ICLK | | Clock Generation Circuit |
| 0008 0032h | SYSTE M | Main Clock Oscillator Control Register | MOSCCR | 8 | 8 | 3 ICLK | | Clock Generation Circuit |
| 0008 0033h | SYSTE M | Sub-Clock Oscillator Control Register | SOSCCR | 8 | 8 | 3 ICLK | | Clock Generation Circuit |
| 0008 0034h | SYSTE M | Low-Speed On-Chip Oscillator Control Register | LOCOCR | 8 | 8 | 3 ICLK | | Clock Generation Circuit |
| 0008 0035h | SYSTE M | IWDT-Dedicated On-Chip Oscillator Control Register | ILOCOCR | 8 | 8 | 3 ICLK | | Clock Generation Circuit |
| 0008 0036h | SYSTE M | High-Speed On-Chip Oscillator Control Register | HOCOCR | 8 | 8 | 3 ICLK | | Clock Generation Circuit |
| 0008 0037h | SYSTE M | High-Speed On-Chip Oscillator Control Register 2 | HOCOCR2 | 8 | 8 | 3 ICLK | | Clock Generation Circuit |

Table 4.1 List of I/O Registers (Address Order) (17 / 67)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | | Related Function |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-------------|------------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | |
| 0008 8510h | MMCIF | Command Control Register | CECMDCTRL | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 8514h | MMCIF | Transfer Block Setting Register | CEBLOCKSET | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 8518h | MMCIF | Clock Control Register | CECLKCTRL | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 851Ch | MMCIF | Buffer Access Setting Register | CEBUFACC | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 8520h | MMCIF | Response Register 3 | CERESP3 | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 8524h | MMCIF | Response Register 2 | CERESP2 | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 8528h | MMCIF | Response Register 1 | CERESP1 | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 852Ch | MMCIF | Response Register 0 | CERESP0 | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 8530h | MMCIF | CMD12 Response Register | CERESPCM D12 | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 8534h | MMCIF | Data Register | CEDATA | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 853Ch | MMCIF | Boot Operation Setting Register | CEBOOT | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 8540h | MMCIF | Interrupt status Flag Register | CEINT | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 8544h | MMCIF | Interrupt request Enable Register | CEINTEN | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 8548h | MMCIF | Status Register 1 | CEHOSTSTS 1 | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 854Ch | MMCIF | Status Register 2 | CEHOSTSTS 2 | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 8570h | MMCIF | MMC Detection and Port Control Register | CEDETECT | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 8574h | MMCIF | Special Mode Setting Register | CEADDMODE | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 857Ch | MMCIF | Version Register | CEVERSION | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 9000h | S12AD | A/D Control Register | ADCSR | 16 | 16 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9004h | S12AD | A/D Channel Select Register A0 | ADANSA0 | 16 | 16 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9008h | S12AD | A/D-Converted Value Addition/Average Mode Select Register 0 | ADADS0 | 16 | 16 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 900Ch | S12AD | A/D-Converted Value Addition/Average Count Select Register | ADADC | 8 | 8 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 900Eh | S12AD | A/D Control Extended Register | ADCER | 16 | 16 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9010h | S12AD | A/D Start Trigger Select Register | ADSTRGR | 16 | 16 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9014h | S12AD | A/D Channel Select Register B0 | ADANSB0 | 16 | 16 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9018h | S12AD | A/D Data Duplication Register | ADDBLDR | 16 | 16 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 901Eh | S12AD | A/D Self-Diagnosis Data Register | ADRDI | 16 | 16 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9020h | S12AD | A/D Data Register 0 | ADDR0 | 16 | 16 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9022h | S12AD | A/D Data Register 1 | ADDR1 | 16 | 16 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9024h | S12AD | A/D Data Register 2 | ADDR2 | 16 | 16 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9026h | S12AD | A/D Data Register 3 | ADDR3 | 16 | 16 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9028h | S12AD | A/D Data Register 4 | ADDR4 | 16 | 16 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 902Ah | S12AD | A/D Data Register 5 | ADDR5 | 16 | 16 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 902Ch | S12AD | A/D Data Register 6 | ADDR6 | 16 | 16 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 902Eh | S12AD | A/D Data Register 7 | ADDR7 | 16 | 16 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9060h | S12AD | A/D Sampling State Register 0 | ADSSTR0 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9066h | S12AD | A/D Sample and Hold Circuit Control Register | ADSHCR | 16 | 16 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9073h | S12AD | A/D Sampling State Register 1 | ADSSTR1 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9074h | S12AD | A/D Sampling State Register 2 | ADSSTR2 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9075h | S12AD | A/D Sampling State Register 3 | ADSSTR3 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9076h | S12AD | A/D Sampling State Register 4 | ADSSTR4 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9077h | S12AD | A/D Sampling State Register 5 | ADSSTR5 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9078h | S12AD | A/D Sampling State Register 6 | ADSSTR6 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 9079h | S12AD | A/D Sampling State Register 7 | ADSSTR7 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | S12ADC |
| 0008 907Ah | S12AD | A/D Disconnection Detection Control Register | ADDISCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | S12ADC |

Table 4.1 List of I/O Registers (Address Order) (37 / 67)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | | Related Function |
|--------------------------|---------------|--|-----------------|----------------|--------------|-------------------------|-------------|------------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | |
| 0009 0852h | CAN0 | Mailbox Search Status Register | MSSR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 0853h | CAN0 | Mailbox Search Mode Register | MSMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 0854h | CAN0 | Time Stamp Register | TSR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 0856h | CAN0 | Acceptance Filter Support Register | AFSR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 0858h | CAN0 | Test Control Register | TCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1200h to 0009 13FFh | CAN1 | Mailbox Registers 0 to 31 | MB0 to 31 | 128 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1400h to 0009 141Fh | CAN1 | Mask Registers 0 to 7 | MKR0 to 7 | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1420h | CAN1 | FIFO Received ID Compare Register 0 | FIDCR0 | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1424h | CAN1 | FIFO Received ID Compare Register 1 | FIDCR1 | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1428h | CAN1 | Mask Invalid Register | MKIVLR | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 142Ch | CAN1 | Mailbox Interrupt Enable Register | MIER | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1820h to 0009 183Fh | CAN1 | Message Control Registers 0 to 31 | MCTL0 to 31 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1840h | CAN1 | Control Register | CTLR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1842h | CAN1 | Status Register | STR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1844h | CAN1 | Bit Configuration Register | BCR | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1848h | CAN1 | Receive FIFO Control Register | RFCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1849h | CAN1 | Receive FIFO Pointer Control Register | RFPCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 184Ah | CAN1 | Transmit FIFO Control Register | TFCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 184Bh | CAN1 | Transmit FIFO Pointer Control Register | TFPCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 184Ch | CAN1 | Error Interrupt Enable Register | EIER | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 184Dh | CAN1 | Error Interrupt Factor Judge Register | EIFR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 184Eh | CAN1 | Receive Error Count Register | RECR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 184Fh | CAN1 | Transmit Error Count Register | TECR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1850h | CAN1 | Error Code Store Register | ECSR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1851h | CAN1 | Channel Search Support Register | CSSR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1852h | CAN1 | Mailbox Search Status Register | MSSR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1853h | CAN1 | Mailbox Search Mode Register | MSMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1854h | CAN1 | Time Stamp Register | TSR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1856h | CAN1 | Acceptance Filter Support Register | AFSR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1858h | CAN1 | Test Control Register | TCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2200h to 0009 23FFh | CAN2 | Mailbox Registers 0 to 31 | MB0 to 31 | 128 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2400h to 0009 241Fh | CAN2 | Mask Registers 0 to 7 | MKR0 to 7 | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2420h | CAN2 | FIFO Received ID Compare Register 0 | FIDCR0 | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2424h | CAN2 | FIFO Received ID Compare Register 1 | FIDCR1 | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2428h | CAN2 | Mask Invalid Register | MKIVLR | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 242Ch | CAN2 | Mailbox Interrupt Enable Register | MIER | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2820h to 0009 283Fh | CAN2 | Message Control Registers 0 to 31 | MCTL0 to 31 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2840h | CAN2 | Control Register | CTLR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2842h | CAN2 | Status Register | STR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2844h | CAN2 | Bit Configuration Register | BCR | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2848h | CAN2 | Receive FIFO Control Register | RFCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2849h | CAN2 | Receive FIFO Pointer Control Register | RFPCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |

Table 4.1 List of I/O Registers (Address Order) (57 / 67)


| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | | Related Function |
|-------------|---------------|--|-----------------|----------------|-------------|-------------------------|---------------|------------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | |
| 000C 4CA4h | EPTPC1 | Master Clock ID Register | MTCIDL | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4CA8h | EPTPC1 | Master Clock Port Number Register | MTPID | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4CC0h | EPTPC1 | SYNFP Transmission Interval Setting Register | SYTLIR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4CC4h | EPTPC1 | SYNFP Received logMessageInterval Value Indication Register | SYRLIR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4CC8h | EPTPC1 | offsetFromMaster Value Register | OFMRU | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4CCC8h | EPTPC1 | offsetFromMaster Value Register | OFMRL | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4CD0h | EPTPC1 | meanPathDelay Value Register | MPDRU | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4CD4h | EPTPC1 | meanPathDelay Value Register | MPDRL | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4CE0h | EPTPC1 | grandmasterPriority Field Setting Register | GMPR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4CE4h | EPTPC1 | grandmasterClockQuality Field Setting Register | GMCQR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4CE8h | EPTPC1 | grandmasterIdentity Field Setting Registers | GMIDRU | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4CECh | EPTPC1 | grandmasterIdentity Field Setting Registers | GMIDRL | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4CF0h | EPTPC1 | currentUtcOffset/timeSource Field Setting Register | CUOTSR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4CF4h | EPTPC1 | stepsRemoved Field Setting Register | SRR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4D00h | EPTPC1 | PTP-primary Message Destination MAC Address Setting Registers | PPMACRU | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4D04h | EPTPC1 | PTP-primary Message Destination MAC Address Setting Registers | PPMACRL | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4D08h | EPTPC1 | PTP-pdelay Message MAC Address Setting Registers | PDMACRU | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4D0Ch | EPTPC1 | PTP-pdelay Message MAC Address Setting Registers | PDMACRL | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4D10h | EPTPC1 | PTP Message EtherType Setting Register | PETYPER | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4D20h | EPTPC1 | PTP-primary Message Destination IP Address Setting Register | PPIPR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4D24h | EPTPC1 | PTP-pdelay Message Destination IP Address Setting Register | PDIPR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4D28h | EPTPC1 | PTP event Message TOS Setting Register | PETOSR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4D2Ch | EPTPC1 | PTP general Message TOS Setting Register | PGTOSR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4D30h | EPTPC1 | PTP-primary Message TTL Setting Register | PPTTLR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4D34h | EPTPC1 | PTP-pdelay Message TTL Setting Register | PDTTLR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4D38h | EPTPC1 | PTP event Message UDP Destination Port Number Setting Register | PEUDPR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4D3Ch | EPTPC1 | PTP general Message UDP Destination Port Number Setting Register | PGUDPR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4D40h | EPTPC1 | Frame Reception Filter Setting Register | FFLTR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4D60h | EPTPC1 | Frame Reception Filter MAC Address 0 Setting Registers | FMAC0RU | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4D64h | EPTPC1 | Frame Reception Filter MAC Address 0 Setting Registers | FMAC0RL | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4D68h | EPTPC1 | Frame Reception Filter MAC Address 1 Setting Registers | FMAC1RU | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |

5.3.2 Clock Timing

Table 5.11 BCLK Pin Output, SDCLK Pin Output Clock Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0,
VCC_USBA = AVCC_USBA = 3.0 to 3.6 V,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = VSS1_USBA = VSS2_USBA = PVSS_USBA = AVSS_USBA = 0 V,
T_a = T_{opr}

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|--|--------------------|------|------|------|------|-----------------|
| BCLK pin output cycle time Packages with 177 to 144 pins | t _{Bcyc} | 16.6 | — | — | ns | Figure 5.3 |
| Packages with 100 pins or less | t _{Bcyc} | 33.2 | — | — | ns | |
| BCLK pin output high pulse width | t _{CH} | 3.3 | — | — | ns | |
| BCLK pin output low pulse width | t _{CL} | 3.3 | — | — | ns | |
| BCLK pin output rising time | t _{Cr} | — | — | 5 | ns | |
| BCLK pin output falling time | t _{Cf} | — | — | 5 | ns | |
| SDCLK pin output cycle time Packages with 177 to 144 pins | t _{SDcyc} | 16.6 | — | — | ns | |
| SDCLK pin output high pulse width | t _{CH} | 3.3 | — | — | ns | |
| SDCLK pin output low pulse width | t _{CL} | 3.3 | — | — | ns | |
| SDCLK pin output rising time | t _{Cr} | — | — | 5 | ns | |
| SDCLK pin output falling time | t _{Cf} | — | — | 5 | ns | |





Test conditions: VOH = VCC × 0.7, VOL = VCC × 0.3, C = 30 pF

Figure 5.3 BCLK Pin and SDCLK Pin Output Timing

Table 5.14 LOCO and IWDT-Dedicated Low-Speed Clock Timing

Conditions: $VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7$ to 3.6 V, $2.7 \leq VREFH0 \leq AVCC0$,
 $VCC_USBA = AVCC_USBA = 3.0$ to 3.6 V,
 $VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = VSS1_USBA = VSS2_USBA = PVSS_USBA = AVSS_USBA = 0$ V,
 $T_a = T_{opr}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|--|---------------|------|------|------|---------|-----------------|
| LOCO clock cycle time | t_{LCyc} | 3.78 | 4.16 | 4.63 | μs | |
| LOCO clock oscillation frequency | f_{LOCO} | 216 | 240 | 264 | kHz | |
| LOCO clock oscillation stabilization wait time | t_{LOCOWT} | — | — | 44 | μs | Figure 5.6 |
| IWDT-dedicated low-speed clock cycle time | t_{ILCyc} | 7.57 | 8.33 | 9.26 | μs | |
| IWDT-dedicated low-speed clock oscillation frequency | f_{ILOCO} | 108 | 120 | 132 | kHz | |
| IWDT-dedicated low-speed clock oscillation stabilization wait time | $t_{ILOCOWT}$ | — | 142 | 190 | μs | Figure 5.7 |

**Figure 5.6 LOCO Clock Oscillation Start Timing****Figure 5.7 IWDT-dedicated Low-Speed Clock Oscillation Start Timing**




Figure 5.18 External Bus Timing/Normal Read Cycle (Bus Clock Synchronized)

Table 5.24 TPU Timing

Conditions: $VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7$ to 3.6 V, $2.7 \leq VREFH0 \leq AVCC0$,
 $VCC_USBA = AVCC_USBA = 3.0$ to 3.6 V,
 $VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = VSS1_USBA = VSS2_USBA = PVSS_USBA = AVSS_USBA = 0$ V,
 $PCLKA = 8$ to 120 MHz, $PCLKB = 8$ to 60 MHz, $T_a = T_{opr}$
Output load conditions: $V_{OH} = VCC \times 0.5$, $V_{OL} = VCC \times 0.5$, $C = 30$ pF
High-drive output is selected by the driving ability control register.

| Item | | Symbol | Min. | Max. | Unit*1 | Test Conditions |
|------|---------------------------------|------------------------------|------|------|-------------|-----------------|
| TPU | Input capture input pulse width | t_{TICW} | 1.5 | — | t_{PBcyc} | Figure 5.34 |
| | | | 2.5 | — | | |
| | Timer clock pulse width | t_{TCKWH} , t_{TCKWL} | 1.5 | — | t_{PBcyc} | Figure 5.35 |
| | | | 2.5 | — | | |
| | | Phase counting mode | 2.5 | — | | |

Note 1. t_{PBcyc} : PCLKB cycle




Figure 5.34 TPU Input Capture Input Timing




Figure 5.35 TPU Clock Input Timing

Table 5.28 POE3 Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0,
 VCC_USBA = AVCC_USBA = 3.0 to 3.6 V,
 VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = VSS1_USBA = VSS2_USBA = PVSS_USBA = AVSS_USBA = 0 V,
 PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, T_a = T_{opr}
 Output load conditions: V_{OH} = VCC × 0.5, V_{OL} = VCC × 0.5, C = 30 pF
 High-drive output is selected by the driving ability control register.

| Item | | Symbol | Min. | Max. | Unit ^{*1} | Test Conditions |
|------|------------------------|-------------------|------|------|--------------------|-----------------|
| POE | POE# input pulse width | t _{POEW} | 1.5 | — | t _{PBcyc} | Figure 5.40 |

Note 1. t_{PBcyc}: PCLKB cycle


**Figure 5.40 POE# Input Timing**

Table 5.32 SCI and SCIF Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0,
 VCC_USBA = AVCC_USBA = 3.0 to 3.6 V,
 VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = VSS1_USBA = VSS2_USBA = PVSS_USBA = AVSS_USBA = 0 V,
 PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, T_a = T_{opr}
 Output load conditions: V_{OH} = VCC × 0.5, V_{OL} = VCC × 0.5, C = 30 pF
 High-drive output is selected by the driving ability control register.

| Item | | | Symbol | Min.*1 | Max.*1 | Unit*1 | Test Conditions | |
|-------------------------|--------------------------|-------------------|-----------------------------|--------|-----------------------------|--------------------|-----------------|--|
| SCI | Input clock cycle | Asynchronous | t _{Scyc} | 4 | — | t _{PBcyc} | Figure 5.44 | |
| | | Clock synchronous | | 6 | — | | | |
| | Input clock pulse width | | t _{SCKW} | 0.4 | 0.6 | t _{Scyc} | | |
| | Input clock rise time | | t _{SCKr} | — | 5 | ns | | |
| | Input clock fall time | | t _{SCKf} | — | 5 | ns | | |
| | Output clock cycle | Asynchronous*2 | t _{Scyc} | 8 | — | t _{PBcyc} | | |
| | | Clock synchronous | | 4 | — | | | |
| | Output clock pulse width | | t _{SCKW} | 0.4 | 0.6 | t _{Scyc} | | |
| | Output clock rise time | | t _{SCKr} | — | 5 | ns | | |
| | Output clock fall time | | t _{SCKf} | — | 5 | ns | | |
| | Transmit data delay time | Clock synchronous | t _{TXD} | — | 28 | ns | Figure 5.45 | |
| SCIF | Input clock cycle | Asynchronous | t _{Scyc} | 4 | — | t _{PAcyc} | | |
| | | Clock synchronous | | 12 | — | | | |
| | Input clock pulse width | | t _{SCKW} | 0.4 | 0.6 | t _{Scyc} | | |
| | Input clock rise time | | t _{SCKr} | — | 5 | ns | | |
| | Input clock fall time | | t _{SCKf} | — | 5 | ns | | |
| | Output clock cycle | Asynchronous*3 | t _{Scyc} | 8 | — | t _{PAcyc} | | |
| | | Clock synchronous | | 4 | — | | | |
| | Output clock pulse width | | t _{SCKW} | 0.4 | 0.6 | t _{Scyc} | | |
| | Output clock rise time | | t _{SCKr} | — | 5 | ns | | |
| | Output clock fall time | | t _{SCKf} | — | 5 | ns | | |
| | Transmit data delay time | Master | t _{TXD} | — | 10 | ns | Figure 5.45 | |
| | | Slave | | — | 4 × t _{PAcyc} + 20 | | | |
| Receive data setup time | Master | t _{RXS} | 3 × t _{PAcyc} + 20 | — | — | ns | | |
| | | | t _{PAcyc} + 10 | — | — | | | |
| | Slave | t _{RXH} | -3 × t _{PAcyc} + 5 | — | — | ns | | |
| | | | 2 × t _{PAcyc} + 10 | — | — | | | |

Note 1. t_{PBcyc}: PCLKB cycle; t_{PAcyc}: PCLKA cycle



Note 2. When the SEMR.ABCS and SEMR.BGDM bits are set to 1

Note 3. When the SEMR.ABCS0 and SEMR.BGDM bits are set to 1

Table 5.38 Serial Sound Interface Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0,
 VCC_USBA = AVCC_USBA = 3.0 to 3.6 V,
 VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = VSS1_USBA = VSS2_USBA = PVSS_USBA = AVSS_USBA = 0 V,
 PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, T_a = T_{opr}
 Output load conditions: V_{OH} = VCC × 0.5, V_{OL} = VCC × 0.5, C = 30 pF
 High-drive output is selected by the driving ability control register.

| Item | | Symbol | Min. | Max. | Unit | Test Conditions |
|-------------------------------------|---------------------------|--------------------|------|-------|------|--|
| SSI | AUDIO_CLK input frequency | t _{AUDIO} | — | 50 | MHz | Figure 5.57 Figure 5.58, Figure 5.59 |
| | Output clock cycle | t _O | 150 | 64000 | ns | |
| | Input clock cycle | t _I | 150 | 64000 | ns | |
| | Clock high level | t _{HC} | 60 | — | ns | |
| | Clock low level | t _{LC} | 60 | — | ns | |
| | Clock rising time | t _{RC} | — | 25 | ns | |
| | Data delay time | t _{DTR} | -5 | 25 | ns | |
| | Setup time | t _{SR} | 25 | — | ns | |
| | Hold time | t _{HTR} | 25 | — | ns | |
| WS change edge SSIDATA output delay | | t _{DTRW} | — | 25 | ns | Figure 5.60 |

**Figure 5.57 Clock Input/Output Timing****Figure 5.58 Transmit/Receive Timing (SSISCKn Rising Synchronous)**




Figure 5.65 RMII Reception Timing (Error Occurrence)




Figure 5.66 WOL Output Timing (RMII)






Figure 5.67 MII Transmission Timing (Normal Operation)

Table 5.43 On-Chip USB Full-Speed Characteristics (DP and DM Pin Characteristics)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 3.0 to 3.6 V, 3.0 ≤ VREFH0 ≤ AVCC0,
VCC_USBA = AVCC_USBA = 3.0 to 3.6 V,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = VSS1_USBA = VSS2_USBA = PVSS_USBA = AVSS_USBA = 0 V,
USBA_RREF = 2.2 kΩ ±1%, USBMCLK = 20/24 MHz, UCLK = 48 MHz,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, T_a = T_{opr}

| Item | | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|---------------------------------------|---|-----------------------------------|-------|------|--------|------|-----------------------------------|
| Input characteristics | Input high level voltage | V _{IH} | 2.0 | — | — | V | |
| | Input low level voltage | V _{IL} | — | — | 0.8 | V | |
| | Differential input sensitivity | V _{DI} | 0.2 | — | — | V | DP – DM |
| | Differential common mode range | V _{CM} | 0.8 | — | 2.5 | V | |
| Output characteristics | Output high level voltage | V _{OH} | 2.8 | — | 3.6 | V | I _{OH} = -200 μA |
| | Output low level voltage | V _{OL} | 0.0 | — | 0.3 | V | I _{OL} = 2 mA |
| | Cross-over voltage | V _{CRS} | 1.3 | — | 2.0 | V | Figure 5.77 |
| | Rise time | t _{FR} | 4 | — | 20 | ns | |
| | Fall time | t _{FF} | 4 | — | 20 | ns | |
| | Rise/fall time ratio | t _{FR} / t _{FF} | 90 | — | 111.11 | % | t _{FR} / t _{FF} |
| Pull-up and pull-down characteristics | DP pull-up resistance (when the function controller function is selected) | R _{pu} | 0.900 | — | 1.575 | kΩ | Idle state |
| | | | 1.425 | — | 3.090 | kΩ | At transmission and reception |
| | DP/DM pull-down resistance (when the host controller function is selected) | R _{pd} | 14.25 | — | 24.80 | kΩ | |

**Figure 5.77 DP and DM Output Timing (Full-Speed)****Figure 5.78 Test Circuit (Full-Speed)**

5.12 Boundary Scan

Table 5.56 Boundary Scan Characteristics

Conditions: $V_{CC} = AVCC_0 = AVCC_1 = VCC_USB = V_{BATT} = 2.7$ to 3.6 V, $2.7 \leq VREFH_0 \leq AVCC_0$,
 $VCC_USBA = AVCC_USBA = 3.0$ to 3.6 V,
 $VSS = AVSS_0 = AVSS_1 = VREFL_0 = VSS_USB = VSS1_USBA = VSS2_USBA = PVSS_USBA = AVSS_USBA = 0$ V,
 $T_a = T_{opr}$
Output load conditions: $V_{OH} = VCC \times 0.5$, $V_{OL} = VCC \times 0.5$, $C = 30$ pF
High-drive output is selected by the driving ability control register.

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|----------------------------|--------------|------|------|------|------|-----------------|
| TCK clock cycle time | t_{TCKcyc} | 100 | — | — | ns | Figure 5.90 |
| TCK clock high pulse width | t_{TCKH} | 45 | — | — | ns | |
| TCK clock low pulse width | t_{TCKL} | 45 | — | — | ns | |
| TCK clock rise time | t_{TCKr} | — | — | 5 | ns | |
| TCK clock fall time | t_{TCKf} | — | — | 5 | ns | |
| TRST# pulse width | t_{TRSTW} | 20 | — | — | ns | |
| TMS setup time | t_{TMSS} | 20 | — | — | ns | |
| TMS hold time | t_{TMSH} | 20 | — | — | ns | |
| TDI setup time | t_{TDIS} | 20 | — | — | ns | |
| TDI hold time | t_{TDIH} | 20 | — | — | ns | |
| TDO data delay time | t_{TDOD} | — | — | 40 | ns | |




Figure 5.90 Boundary Scan TCK Timing




Figure 5.91 Boundary Scan TRST# Timing

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.
2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HALII Stage, Indiranagar, Bangalore, India
Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd.
12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141