

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Dataila	
Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	41
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	6K x 8
/oltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 10x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	52-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l357cnfp-51

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Specifications (2) Table 1.5

Item	Function	Specificat	tion			
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)				
		Timer mode (period timer), pulse output n	node (output level inverted every			
		period), event counter mode, pulse width				
		pulse period measurement mode				
	Timer RB	8 bits × 1 (with 8-bit prescaler)				
		Timer mode (period timer), programmable				
		output), programmable one-shot generati	on mode, programmable wait one-			
		shot generation mode				
	Timer RC	6 bits x 1 (with 4 capture/compare registers)  Timer mode (input capture function, output capture), PMM mode				
		Timer mode (input capture function, output compare function), PWM mode (output: 3 pins), PWM2 mode (PWM output: 1 pin)				
	Timer DD	(output: 3 pins), PWM2 mode (PWM output: 1 pin)				
	Timer RD	16 bits x 2 (with 4 capture/compare register Timer mode (input capture function, output	s) ut compare function) PWM mode			
		(output: 6 pins), reset synchronous PWM				
		6 pins, sawtooth wave modulation), comp				
		waveform output: 6 pins, triangular wave modulation), PWM3 mode (PWM output with fixed period: 2 pins)				
	Timer RE	8 bits × 1				
		Real-time clock mode (counting of seconds, minutes, hours, days of week),				
		output compare mode				
	Timer RG	16 bits × 1				
		Phase-counting mode,				
		timer mode (output compare function, input capture function),				
Carial	LIADTO LIADTA	PWM mode (output: 1 pin)	nn ala			
Serial	UART0, UART1 UART2	Clock synchronous serial I/O/UART × 2 cha				
Interface	UARTZ	Clock synchronous serial I/O/UART, I <sup>2</sup> C mo multiprocessor communication function	ode (I <sup>2</sup> C-bus),			
Synchronous	Serial	1 (shared with I <sup>2</sup> C-bus)				
	ion Unit (SSU)	(Shared with G-bus)				
I <sup>2</sup> C bus	(000)	1 (shared with SSU)				
LIN Module		Hardware LIN: 1 channel (timer RA, UART0 used)				
A/D	R8C/L35C Group	10-bit resolution × 10 channels, including sa				
Converter	, , , , , , , , , , , , , , , , , , ,	mode				
	R8C/L36C Group	10-bit resolution × 10 channels, including sample and hold function, with sweep				
	'	mode				
	R8C/L38C Group	10-bit resolution × 16 channels, including sample and hold function, with sweep				
		mode				
	R8C/L3AC Group	10-bit resolution × 20 channels, including sample and hold function, with sweep				
		mode				
D/A Converte		8-bit resolution × 2 circuits				
Comparator I		2 circuits				
LCD Drive	R8C/L35C Group	Common output: Max. 4 pins	Bias: 1/2, 1/3			
Control		Segment output: Max. 24 pins	Duty: static, 1/2, 1/3, 1/4			
Circuit	R8C/L36C Group	Common output: Max. 8 pins				
		Segment output: Max. 32 pins (1)				
	R8C/L38C Group	Common output: Max. 8 pins	Bias: 1/2, 1/3, 1/4			
		Segment output: Max. 48 pins (1)	Duty: static, 1/2, 1/3, 1/4, 1/8			
	R8C/L3AC Group	Common output: Max. 8 pins				
		Segment output: Max. 56 pins (1)				
		Voltage multiplier and dedicated regulator in	l ntegrated			
		voltage multiplier and dedicated regulator if	nogratou			

Note:

1. This applies when four pins are selected for common output.

Specifications (3) Table 1.6

Item	Specification
Flash Memory	<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>
	Programming and erasure endurance: 10,000 times (data flash)
	1,000 times (program ROM)
	Program security: ROM code protect, ID code check
	On-chip debug function
	On-board flash rewrite function
	Background operation (BGO) function
Operating Frequency/	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)
Supply Voltage	f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)
Current Consumption	Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
	Typ. 3.6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
	Typ. 3.5 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz))
	Typ. 2 $\mu$ A (VCC = 3.0 V, stop mode)
	Typ. $0.02 \mu A$ (VCC = $3.0 \text{ V}$ , power-off mode)
Operating Ambient Temperature	-20 to 85°C (N version)
	-40 to 85°C (D version) (1)

Note:
 1. Specify the D version if D version functions are to be used.

## 1.2 Product Lists

Tables 1.7 to 1.10 list Product List for Each Group. Figures 1.1 to 1.4 show the Correspondence of Part No., with Memory Size and Package for Each Group.

Table 1.7 Product List for R8C/L35C Group

## **Current of Apr 2011**

Part No.	Internal RO	M Capacity	Internal RAM	Package Type	Remarks
i ait ivo.	Program ROM	Data Flash	Capacity	1 ackage Type	Remarks
R5F2L357CNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0052JA-A	N Version
R5F2L358CNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0052JA-A	
R5F2L35ACNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0052JA-A	
R5F2L35CCNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0052JA-A	
R5F2L357CDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0052JA-A	D Version
R5F2L358CDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0052JA-A	
R5F2L35ACDFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0052JA-A	
R5F2L35CCDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0052JA-A	




Figure 1.1 Correspondence of Part No., with Memory Size and Package of R8C/L35C Group

Table 1.9 Product List for R8C/L38C Group

# **Current of Apr 2011**

Part No.	Internal RC Program ROM	M Capacity  Data Flash	Internal RAM Capacity	Package Type	Remarks
R5F2L387CNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	N Version
R5F2L387CNFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A	
R5F2L388CNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2L388CNFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A	1
R5F2L38ACNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	1
R5F2L38ACNFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	1
R5F2L38CCNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	1
R5F2L38CCNFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L387CDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	D Version
R5F2L387CDFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A	
R5F2L388CDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2L388CDFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A	
R5F2L38ACDFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38ACDFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	1
R5F2L38CCDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38CCDFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	




Figure 1.3 Correspondence of Part No., with Memory Size and Package of R8C/L38C Group




Figure 1.6 Block Diagram of R8C/L36C Group




Figure 1.11 Pin Assignment (Top View) of PLQP0080KB-A and PLQP0080JA-A Packages

# **2.1** Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

# 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

# 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

# 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

# 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

# 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

## 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

# 2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

# 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

## 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

## 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



# 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

# 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

# 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

#### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



SFR Information (4) (1) Table 4.4

Address	Register	Symbol	After Reset
00C0h	A/D Register 0	AD0	XXh
00C1h			000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h	7 VB Trogistor 1	7.51	000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h	7VB (Cogister 2	/\BZ	000000XXb
00C6h	A/D Register 3	AD3	XXh
00C7h	- No register 5	7.55	000000XXb
00C8h	A/D Register 4	AD4	XXh
00C9h	A/D Register 4	AD4	000000XXb
00CAh	A/D Register 5	AD5	XXh
00CAII	A/D Register 3	ADS	000000XXb
00CBn	A/D Register 6	AD6	XXh
00CDh	A/D Register 6	ADO	
	A/D Register 7	AD7	000000XXb
00CEh	A/D Register /	AD7	XXh
00CFh			000000XXb
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Mode Register	ADMOD	00h
00D5h	A/D Input Select Register	ADINSEL	11000000b
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h	D/A 0 Register	DA0	00h
00D9h	D/A 1 Register	DA1	00h
00DAh			
00DBh			
00DCh	D/A Control Register	DACON	00h
00DDh	En Control Rogistor	2/10011	0011
00DEh			
00DEn			
00E0h	Port P0 Register	P0	XXh
00E0h		P0	XXh
	Port P1 Register		
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h	Port P5 Register	P5	XXh
00EAh	Port P4 Direction Register	PD4	00h
00EBh	Port P5 Direction Register	PD5	00h
00ECh	Port P6 Register	P6	XXh
00EDh	Port P7 Register	P7	XXh
00EEh	Port P6 Direction Register	PD6	00h
00EFh	Port P7 Direction Register	PD7	00h
00F0h	Bilodion regions	101	
		l l	I
00F1h			
00F1h 00F2h			
00F1h 00F2h 00F3h	Port P10 Pogistor	D40	YYh
00F1h 00F2h 00F3h 00F4h	Port P10 Register	P10	XXh
00F1h 00F2h 00F3h 00F4h 00F5h	Port P11 Register	P11	XXh
00F1h 00F2h 00F3h 00F4h 00F5h 00F6h	Port P11 Register Port P10 Direction Register	P11 PD10	XXh 00h
00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h	Port P11 Register Port P10 Direction Register Port P11 Direction Register	P11 PD10 PD11	XXh 00h 00h
00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h	Port P11 Register Port P10 Direction Register Port P11 Direction Register Port P12 Register	P11 PD10 PD11 P12	XXh 00h 00h XXh
00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h	Port P11 Register Port P10 Direction Register Port P11 Direction Register Port P12 Register Port P13 Register	P11 PD10 PD11 P12 P13	XXh 00h 00h XXh XXh
00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FAh	Port P11 Register Port P10 Direction Register Port P11 Direction Register Port P12 Register Port P13 Register Port P12 Direction Register Port P12 Direction Register	P11 PD10 PD11 P12 P13 PD12	XXh 00h 00h XXh XXh 00h
00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h	Port P11 Register Port P10 Direction Register Port P11 Direction Register Port P12 Register Port P13 Register	P11 PD10 PD11 P12 P13	XXh 00h 00h XXh XXh
00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FAh	Port P11 Register Port P10 Direction Register Port P11 Direction Register Port P12 Register Port P13 Register Port P12 Direction Register Port P12 Direction Register	P11 PD10 PD11 P12 P13 PD12	XXh 00h 00h XXh XXh 00h
00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FAh 00FBh	Port P11 Register Port P10 Direction Register Port P11 Direction Register Port P12 Register Port P13 Register Port P12 Direction Register Port P12 Direction Register	P11 PD10 PD11 P12 P13 PD12	XXh 00h 00h XXh XXh 00h
00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FAh 00FBh	Port P11 Register Port P10 Direction Register Port P11 Direction Register Port P12 Register Port P13 Register Port P12 Direction Register Port P12 Direction Register	P11 PD10 PD11 P12 P13 PD12	XXh 00h 00h XXh XXh 00h

X: Undefined
Note:
1. Blank spaces are reserved. No access is allowed.

SFR Information (7) (1) Table 4.7

	, , <u>, , , , , , , , , , , , , , , , , </u>		A6 D :
Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h	Ti DORI O L ID LI	TD0000	0.01
0187h	Timer RG Pin Select Register	TRGPSR	00h
0188h	UART0 Pin Select Register	UOSR	00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh	Key Input Pin Select Register	KISR	00h
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR/ICDRT	FFh
0195h	SS Transmit Data Register H (2)	SSTDRH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR/ICDRR	FFh
0197h	SS Receive Data Register H (2)	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH/ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL/ICCR2	01111101b
0199h	SS Mode Register / IIC bus Mode Register (2)	SSMR/ICMR	00010000b/00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER/ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR/ICSR	00h/0000X000b
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSMR2/SAR	00h
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01AAh 01ABh			
01ABh			
01ABh 01ACh			
01ABh 01ACh 01ADh			
01ABh 01ACh 01ADh 01AEh			
01ABh 01ACh 01ADh 01AEh 01AFh 01B0h			
01ABh 01ACh 01ADh 01AEh 01AFh 01B0h 01B1h	Flash Memory Status Register	FST	10000X00b
01ABh 01ACh 01ADh 01AEh 01AFh 01B0h	Flash Memory Status Register	FST	10000X00b
01ABh 01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h	Flash Memory Status Register  Flash Memory Control Register 0	FST FMR0	10000X00b
01ABh 01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h	Flash Memory Control Register 0		
01ABh 01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01ABh 01ACh 01ACh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h	Flash Memory Control Register 0	FMR0	00h
01ABh 01ACh 01ACh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01ABh 01ACh 01ACh 01AEh 01AEh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01ABh 01ACh 01ACh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B9h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01ABh 01ACh 01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01ABh 01ACh 01ACh 01AEh 01AEh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01ABh 01ACh 01ACh 01ADh 01AEh 01BOh 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh 01BAh	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01ABh 01ACh 01ACh 01AEh 01AEh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h

X: Undefined
Notes:

1. Blank spaces are reserved. No access is allowed.
2. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (12) (1) **Table 4.12** 

Address	Register	Symbol	After Reset
02C0h	Ÿ	•	
02C1h			
02C2h			
02C3h			
02C4h			
02C5h			
02C6h			
02C7h			
02C8h			
02C9h			
02CAh			
02CBh			
02CCh			
02CDh			
02CEh			
02CFh			
02D0h			
02D1h			
02D2h			
02D3h			
02D4h			
02D5h			
02D6h			
02D7h			
02D8h			
02D9h			
02DAh			
02DBh			
02DCh			
02DDh			
02DEh			
02DFh			
02E0h			
02E1h			
02E2h			
02E3h			
02E4h			
02E5h			
02E6h			
02E7h			
02E8h			
02E9h			
02E9H			
02EBh			
02ECh			
02EDh			
02EBh			
02EFh			
02EFI1 02F0h			
02F0f1 02F1h			
02F1h 02F2h			
02F2N			
02F3h			
02F4h			
02F5h			
02F6h			
02F7h			
02F8h			
02F9h			
02FAh			
02FBh			
02FCh			
02FDh			
02FEh			
02FFh			
Y· I Indefined			

X: Undefined
Note:

1. Blank spaces are reserved. No access is allowed.

SFR Information (14) (1) **Table 4.14** 

Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			
			XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h			XXh
	1		
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h	1		XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h	D TO CONTION Data 3	D1003	XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
	DTC Control Data 10	DICDIO	
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
	DTO 0 + 1D + 11	270244	
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch	1		XXh
2C9Dh	1		XXh
2C9Eh			XXh
2C9Fh	DT0 0 ID		XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h			XXh
2CA2h			XXh
2CA3h	1		XXh
2CA4h			XXh
2CA4II			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh	1		XXh
2CABh	1		XXh
	I .		XXh
2CACh	4		100
2CADh			XXh
			XXh XXh

X: Undefined
Note:

1. Blank spaces are reserved. No access is allowed.

**Table 4.16** SFR Information (16) (1)

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
:		•	
2FFFh			

X: Undefined

**Table 4.17 ID Code Areas and Option Function Select Area** 

Address	Area Name	Symbol	After Reset
:			
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:			
FFDFh	ID1		(Note 2)
:			
FFE3h	ID2		(Note 2)
:			
FFEBh	ID3		(Note 2)
:			
FFEFh	ID4		(Note 2)
FFF3h	ID5		(Note 2)
FFF7h	ID6		(Note 2)
FFFBh	ID7		(Note 2)
:			
FFFFh	Option Function Select Register	OFS	(Note 1)

#### Notes:

- The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
  - When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
- 2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

Note:

1. Blank spaces are reserved. No access is allowed.

Table 5.4 D/A Converter Characteristics
(Vcc/AVcc = Vref = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C
(D version), unless otherwise specified.)

Symbol	Parameter	Conditions	Standard		Unit	
Symbol	Farameter	Min.	Тур.	Max.	Offic	
_	Resolution		_	_	8	Bit
_	Absolute accuracy		_	_	2.5	LSB
tsu	Setup time		_	_	3	μS
Ro	Output resistor		_	6	_	kΩ
lVref	Reference power input current	(Note 1)	_	_	1.5	mA

#### Note:

Table 5.5 Comparator B Characteristics (Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Unit		
	Farameter	Condition	Min.	Тур.	Max.	Offit
Vref	IVREF1, IVREF3 input reference voltage		0	_	Vcc - 1.4	V
Vı	IVCMP1, IVCMP3 input voltage		-0.3	_	Vcc + 0.3	V
_	Offset		_	5	100	mV
td	Comparator output delay time (1)	Vı = Vref ± 100 mV	_	0.1	_	μS
Ісмр	Comparator operating current	Vcc = 5.0 V	_	17.5	_	μА

#### Note:

<sup>1.</sup> This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

<sup>1.</sup> When the digital filter is disabled.

Table 5.7 Flash Memory (Data flash Block A to Block D) Characteristics (Vcc = 2.7 to 5.5 V and  $T_{opr} = -20$  to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Conditions		Unit		
		Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance (1)		10,000 (2)	_	_	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		_	160	1500	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	300	1500	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	1	S
_	Block erase time (program/erase endurance > 1,000 times)			0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		_		5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	_	ms
_	Time from suspend until erase restart		_		30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		_		30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		-20 <sup>(6)</sup>	_	85	°C
_	Data hold time (7)	Ambient temperature = 55 °C	20	_	_	year

#### Notes:

- 1. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.
  - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
  - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 6. –40°C for D version.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend




Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)

Table 5.25 External Clock Input (XIN, XCIN) (Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

	Parameter		Standard						
Symbol		Vcc = 2.2V,	Vcc = 2.2V, $Topr = 25$ °C		Vcc = 3V, Topr = 25°C		$Vcc = 5V$ , $Topr = 25^{\circ}C$		
		Min.	Max.	Min.	Max.	Min.	Max.		
tc(XIN)	XIN input cycle time	200	_	50	_	50	_	ns	
twh(xin)	XIN input "H" width	90	_	24	_	24	_	ns	
tWL(XIN)	XIN input "L" width	90	_	24	_	24	_	ns	
tc(XCIN)	XCIN input cycle time	14	_	14	_	14	_	μS	
twh(xcin)	XCIN input "H" width	7	_	7	_	7	_	μS	
twl(xcin)	XCIN input "L" width	7	_	7	_	7	_	μS	




Figure 5.8 External Clock Input Timing Diagram

Table 5.26 Timing Requirements of TRAIO (VCC = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

	Parameter	Standard						
Symbol		$Vcc = 2.2V$ , $Topr = 25^{\circ}C$		Vcc = 3V, Topr = 25°C		Vcc = 5V, Topr = 25°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TRAIO)	TRAIO input cycle time	500	_	300	_	100	_	ns
twh(traio)	TRAIO input "H" width	200	_	120	_	40	_	ns
tWL(TRAIO)	TRAIO input "L" width	200	_	120	_	40	_	ns







Figure 5.9 Input Timing of TRAIO

# **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics web site.







#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
  - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical "Specific": implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### SALES OFFICES

#### Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

enesas Electronics America Inc. 80 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. dl: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe GmbH

Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-2035-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-5887-7589

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 7F, No. 363 Fu Shing North Road Taipei, Taiwa Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-558-3737, Fax: 482-2-558-5141

© 2011 Renesas Electronics Corporation. All rights reserved.