

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	52
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 10x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l368cdfa-31

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Programmable	R8C/L35C Group						R8C/L36C Group							R	8C/	L38 · 68		rou	ip s		R8C/L3AC Group											
I/O Dort			otai		"0		13				otai	. 52		' P'''	3				otai	. 00	1/0	Pill	3				otai	. 00		Pill	3	
1/O Polt	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
P0	~	~	~	~	~	~	~	~	~	~	\checkmark	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~
P1	Ι	-	Ι	-	-	-	-	I	-	I	-	Ι	Ι	-	I	Ι	-	Ι	-	Ι	~	~	~	~	~	~	\checkmark	~	~	~	~	~
P2	~	~	~	~	-	-	-	1	~	~	~	~	Ι	-	Ι	Ι	~	~	~	~	~	~	~	~	~	~	\checkmark	~	~	~	~	~
P3	Ι	-	Ι	-	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~
P4	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	\checkmark	~	~	~	~	~
P5	Ι	-	Ι	-	-	-	-	1	-	1	-	Ι	Ι	-	1	Ι	-	Ι	-	Ι	Ι	Ι	Ι	-	-	-	-	I	~	~	~	~
P6	Ι	-	Ι	-	-	-	-	1	-	1	-	Ι	Ι	-	1	Ι	~	~	~	~	~	~	~	~	~	~	\checkmark	~	~	~	~	~
P7	~	~	~	~	-	-	-	1	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~
P10	Ι	-	Ι	-	-	-	-	1	-	1	-	Ι	Ι	-	1	Ι	-	Ι	-	Ι	Ι	Ι	Ι	-	~	~	\checkmark	~	~	~	~	~
P11	Ι	-	Ι	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~
P12	I	-	I	-	\checkmark	~	~	~	-	1	-	I	~	~	~	~	-	I	-	1	~	~	~	~	-	-	-	Ι	~	\checkmark	~	\checkmark
P13	-	-	-	-	\checkmark	~	~	~	-	1	-	I	~	~	~	~	-	I	-	1	~	~	~	~	~	~	\checkmark	~	~	\checkmark	~	\checkmark

Table 1.2 Programmable I/O Ports Provided for Each Group

Notes:

1. The symbol " \checkmark " indicates a programmable I/O port.

2. The symbol "-" indicates the settings should be made as follows:

- Set 1 to the corresponding bits in the PDi (i = 1 to 3, 5 to 7, and 10 to 13) register.

- Set 0 to the corresponding bits in the Pi (i = 1 to 3, 5 to 7, and 10 to 13) register.

- Set 0 to the corresponding bits in the P10DRR or P11DRR register.

Table 1.3 LCD Display Function Pins Provided for Each Group

						•	•														-											
Shared			L3	5C	Gro	up					L3	6C	Gro	up					L3	8C	Gro	up					L3	AC	Gro	up		
I/O Port		Com	nmo	n oı	itpu	t: Ma	ax. 4	1	(Corr	mo	n ou	Itput	: Ma	ax. 8	3	(Com	nmo	n ou	itpu	t: Ma	ax. 8	3	(Corr	nmo	n ou	itput	:: Ma	ax. 8	3
1/0 T 0/1	9	Segr	nen	t ou	tput	Ma	x. 2	4	S	Segr	nent	out	put	Ма	x. 3	2	S	Segr	nent	t out	put	Ma	x. 4	8	S	Segr	nen	t out	tput:	Ma	x. 5	6
P0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0
P1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SEG 11	SEG 10	SEG 9	SEG 8	SEG 15	SEG 14	SEG 13	SEG 12	SEG 11	SEG 10	SEG 9	SEG 8
P2	SEG 23	SEG 22	SEG 21	SEG 20	-	-	-	-	SEG 23	SEG 22	SEG 21	SEG 20	-	-	-	-	SEG 23	SEG 22	SEG 21	SEG 20	SEG 19	SEG 18	SEG 17	SEG 16	SEG 23	SEG 22	SEG 21	SEG 20	SEG 19	SEG 18	SEG 17	SEG 16
P3	-	-	I	I	SEG 27	SEG 26	SEG 25	SEG 24	SEG 31	SEG 30	SEG 29	SEG 28	SEG 27	SEG 26	SEG 25	SEG 24	SEG 31	SEG 30	SEG 29	SEG 28	SEG 27	SEG 26	SEG 25	SEG 24	SEG 31	SEG 30	SEG 29	SEG 28	SEG 27	SEG 26	SEG 25	SEG 24
P4	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32
P5	-	-	I	I	-	-	I	I	-	I	-	-	I	I	I	١	I	I	-	I	I	I	-	-	I	-	-	-	SEG 43	SEG 42	SEG 41	SEG 40
P6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SEG 51	SEG 50	SEG 49	SEG 48	SEG 47	SEG 46	SEG 45	SEG 44	SEG 51	SEG 50	SEG 49	SEG 48	SEG 47	SEG 46	SEG 45	SEG 44
P7	COM 0	COM 1	COM 2	COM 3	-	-	I	I	COM 0	COM 1	COM 2	COM 3	SEG 55	SEG 54	SEG 53	SEG 52	COM 0	COM 1	COM 2	COM 3	SEG 55	SEG 54	SEG 53	SEG 52	COM 0	COM 1	COM 2	COM 3	SEG 55	SEG 54	SEG 53	SEG 52
P12	-	-	-	-	CL2	CL1	-	-	-	-	-	-	CL2	CL1	-	-	-	-	-	-	CL2	CL1	-	1	-	-	-	-	CL2	CL1	-	-
-				V	L1							VI	_1							VI	_1							VI	∟1			
-				V	L2							VI	_2							VI	_2							VI	L2			
				-	-							VI	_3							VI	_3							VI	L3			
-				V	L4							VI	_4							VI	_4							VI	L4			

Notes:

1. The symbol "-" indicates there is no LCD display function. Set the corresponding bits in registers LSE1 to LSE3, LSE5 to LSE7 to 0 for these pins.

2. SEG52 to SEG55 can be used as COM7 to COM4.

The R8C/L35C Group does not have pins SEG52 to SEG55, so 1/8 duty cannot be selected.

3. The R8C/L35C Group does not have the VL3 pin, so 1/4 bias cannot be selected. When the internal voltage multiplier is used, 1/2 bias cannot also be selected.



Current of Apr 2011

Part No	Internal RC	M Capacity	Internal RAM	Package Type	Remarks
i arriver	Program ROM	Data Flash	Capacity	r donago rypo	riomanio
R5F2L367CNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064KB-A	N Version
R5F2L367CNFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064GA-A	
R5F2L368CNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064KB-A	
R5F2L368CNFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064GA-A	
R5F2L36ACNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A	
R5F2L36ACNFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A	
R5F2L36CCNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A	
R5F2L36CCNFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A	
R5F2L367CDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064KB-A	D Version
R5F2L367CDFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064GA-A	
R5F2L368CDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064KB-A	
R5F2L368CDFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064GA-A	
R5F2L36ACDFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A	
R5F2L36ACDFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A	
R5F2L36CCDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A	
R5F2L36CCDFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A	





Figure 1.2 Correspondence of Part No., with Memory Size and Package of R8C/L36C Group



|--|

Current of Apr 2011

Part No	Internal RC	M Capacity	Internal RAM	Package Type	Remarks
i arrivo.	Program ROM	Data Flash	Capacity	r denage rype	Remains
R5F2L387CNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	N Version
R5F2L387CNFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A	
R5F2L388CNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2L388CNFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A	
R5F2L38ACNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38ACNFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L38CCNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38CCNFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L387CDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	D Version
R5F2L387CDFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A	
R5F2L388CDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2L388CDFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A	
R5F2L38ACDFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38ACDFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L38CCDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38CCDFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	





Figure 1.3 Correspondence of Part No., with Memory Size and Package of R8C/L38C Group

1. Overview

Current of Apr 2011

Part No	Internal RC	M Capacity	Internal RAM	Package Type	Remarks			
i art No.	Program ROM	Data Flash	Capacity	T dekage Type	Remarks			
R5F2L3A7CNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0100KB-A	N Version			
R5F2L3A7CNFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PRQP0100JD-B				
R5F2L3A8CNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0100KB-A				
R5F2L3A8CNFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PRQP0100JD-B				
R5F2L3AACNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A				
R5F2L3AACNFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B				
R5F2L3ACCNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A				
R5F2L3ACCNFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B				
R5F2L3A7CDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0100KB-A	D Version			
R5F2L3A7CDFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PRQP0100JD-B				
R5F2L3A8CDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0100KB-A				
R5F2L3A8CDFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PRQP0100JD-B				
R5F2L3AACDFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A				
R5F2L3AACDFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B				
R5F2L3ACCDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A				
R5F2L3ACCDFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B				



Figure 1.4 Correspondence of Part No., with Memory Size and Package of R8C/L3AC Group









1.5 Pin Functions

Tables 1.14 and 1.15 list Pin Functions for R8C/L3AC Group.

Item	Pin Name	I/O Type	Description						
Power supply input	VCC, VSS	-	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.						
Analog power supply input	AVCC, AVSS	_	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.						
Reset input	RESET	I	Driving this pin low resets the MCU.						
MODE	MODE	I	Connect this pin to VCC via a resistor.						
Power-off mode exit input	WKUP0	I	This pin is provided for input to exit the mode used in power-off mode. Connect to VSS when not using power-off mode.						
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/C Connect a ceramic oscillator or a crystal oscillator between pin						
XIN clock output	XOUT	0	XIN and XOUT. $^{(1)}$ To use an external clock, input it to the XIN pin and leave the XOUT pin open.						
XCIN clock input	XCIN	Ι	These pins are provided for XCIN clock generation circuit I/O Connect a crystal oscillator between pins XCIN and XCOUT. (1						
XCIN clock output	XCOUT	0	To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.						
INT interrupt input	INT0 to INT7	I	INT interrupt input pins.						
Key input interrupt	KI0 to KI7	I	Key input interrupt input pins						
Timer RA	TRAIO	I/O	Timer RA I/O pin						
	TRAO	0	Timer RA output pin						
Timer RB	TRBO	0	Timer RB output pin						
Timer RC	TRCCLK	Ι	External clock input pin						
	TRCTRG	-	External trigger input pin						
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins						
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins						
	TRDCLK	I	External clock input pin						
Timer RE	TREO	0	Divided clock output pin						
Timer RG	TRGCLKA, TRGCLKB	I	Timer RG input pins						
	TRGIOA, TRGIOB	I/O	Timer RG I/O pins						
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins						
	RXD0, RXD1, RXD2	I	Serial data input pins						
	TXD0, TXD1, TXD2	0	Serial data output pins						
	CTS2	I	Transmission control input pin						
	RTS2	0	Reception control output pin						
	SCL2	I/O	I ² C mode clock I/O pin						
	SDA2	I/O	I ² C mode data I/O pin						

Table 1.14Pin Functions for R8C/L3AC Group (1)

I: Input O: Output I/O: Input and output

Note:

1. Contact the oscillator manufacturer for oscillation characteristics.



Item	Pin Name	I/O Type	Description					
I ² C bus	SCL	I/O	Clock I/O pin					
	SDA	I/O	Data I/O pin					
SSU	SSI	I/O	Data I/O pin					
	SCS	I/O	Chip-select signal I/O pin					
	SSCK	I/O	Clock I/O pin					
	SSO	I/O	Data I/O pin					
Reference voltage input	VREF	I	Reference voltage input pin for the A/D converter and the D/A converter					
A/D converter	AN0 to AN11	I	A/D converter analog input pins					
	ADTRG	I	A/D external trigger input pin					
D/A converter	DA0, DA1	0	D/A converter output pins					
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins					
	IVREF1, IVREF3	I	Comparator B reference voltage input pins					
I/O ports	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0, P5_3, P6_0 to P6_7 P7_0 to P7_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_3, P13_0 to P13_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. Ports P10_0 to P10_7 and P11_0 to P11_7 can be used as LED drive ports.					
Segment output	SEG0 to SEG55	0	LCD segment output pins					
Common output	COM0 to COM7	0	LCD common output pins					
Voltage multiplier capacity connect pins	CL1, CL2	0	Connect pins for the LCD control voltage multiplier					
LCD power supply	VL1	I/O	Apply the voltage: $0 \le VL1 \le VL2 \le VL3 \le VL4$.					
	VL2 to VL4	I	VL1 can be used as the reference potential input or output pin when setting the voltage multiplier.					

Table 1.15	Pin Functions for R8C/L3AC Group (2)
------------	--------------------------------------

I: Input O: Output I/O: Input and output

Note:

1. Contact the oscillator manufacturer for oscillation characteristics.



2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register banks.





Table 4.6	SFR	Information	(6) ⁽¹⁾
-----------	-----	-------------	---------------------------

Address	Register	Symbol	After Reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h			00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h			FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh	Times DD Connect Desister 00	TDDODOO	FFN
014Ch	Timer RD General Register CO	TRUGRCU	FFN
014Dn	Timor BD Conorol Register D0		
014EII		TRUGRUU	FFII
0140	Timor PD Control Pogistor 1		00b
0150h	Timer RD I/O Control Register A1		10001000b
0152h	Timer RD I/O Control Register C1		10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIFR1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h			00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h	·		FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh			FFh
015Ch	Timer RD General Register C1	TRDGRC1	FFh
015Dh			FFh
015Eh	Timer RD General Register D1	TRDGRD1	FFh
015Fh			FFh
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0161h	UART1 Bit Rate Register	U1BRG	XXh
0162h	UART1 Transmit Buffer Register	U1TB	XXh
0163h		1400	XXn
0164h	UART1 Transmit/Receive Control Register 0	0100	000010000
01650	UART1 Transmit/Receive Control Register 1		
0167h	OARTI Receive Duller Register	UIKD	
0168h			
0160h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h	Timer RG Mode Register	TRGMR	0100000b
0171h	Timer RG Count Control Register	TRGCNTC	00h
0172h	Timer RG Control Register	TRGCR	1000000b
0173h	Timer RG Interrupt Enable Register	TRGIER	11110000b
0174h	Timer RG Status Register	TRGSR	11100000b
0175h	Timer RG I/O Control Register	TRGIOR	00h
0176h	Timer RG Counter	TRG	00h
0177h		70.000	00h
0178h	Imer RG General Register A	IRGGRA	FFh
0179h		TROOPR	FFN
017Ah	Imer KG General Kegister B	IKGGKB	
017Ch	Timer PC Coneral Register C	TRCCRC	
		INGGRU	
01755	Timor PG Gonoral Pogistor D	TRACED	EE6
01756	ninei no General Reyister D	INGGRU	FFb
017111			1.1.1

X: Undefined Note: 1. Blank spaces are reserved. No access is allowed.



Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h		-	XXh
20D11			XXh
20020			
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
2CB7h			XXh
20071	DTC Control Date 45	DTCD15	
20080	DTC CONTOL DATA 15	DICDIS	
2CB9h			XXh
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			YYh
20DEh			
2CBFN			XXN
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h			XXh
2CC2h			XXh
2CC3h			XXh
2000h			XXh
2004h			
200001			
2CC6h			XXh
2CC7h			XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh			XXh
2007th			YYh
2000h			
2000h			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh			XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
20D0h		210210	YYh
200111			
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2007h	DTC Control Data 10	DTCD10	XXh
20080		010019	
2CD9h			XXh
2CDAh			XXh
2CDBh			XXh
2CDCh			XXh
2CDDh			XXh
2CDFh			XXh
			VVb
	DTO Operatoral Data 00	DTODOO	
2CE0h	DIC Control Data 20	DTCD20	770
2CE1h			XXh
2CE2h			XXh
2CE3h			XXh
2CE4h			XXh
20056			XXb
20E01			
20E6N			
2CE7h			XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h			XXh
2CEAh			XXh
20EPh			XXb
			XXh
2CEDh			XXh
2CEEh			XXh
2CEFh			XXh

SFR Information (15)⁽¹⁾ Table 4.15

X: Undefined Note: 1. Blank spaces are reserved. No access is allowed.



5. Electrical Characteristics

5.1 Absolute Maximum Ratings

Table 5.1 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage			-0.3 to 6.5	V
VI	Input voltage	XIN	XIN-XOUT oscillation on (oscillation buffer ON) ⁽¹⁾	-0.3 to 1.65	V
		XIN	XIN-XOUT oscillation on (oscillation buffer OFF) ⁽¹⁾	-0.3 to Vcc + 0.3	V
		VL1		-0.3 to VL2	V
		VL2	R8C/L35C	VL1 to VL4	V
			R8C/L36C, R8C/L38C, R8C/L3AC	VL1 to VL3	V
		VL3		VL2 to VL4	V
		VL4		VL3 to 6.5	V
		Other pins		-0.3 to Vcc + 0.3	V
Vo	Output voltage	XOUT	XIN-XOUT oscillation on (oscillation buffer ON) ⁽¹⁾	–0.3 to 1.65	V
		XOUT	XIN-XOUT oscillation on (oscillation buffer OFF) ⁽¹⁾	-0.3 to Vcc + 0.3	V
		VL1		-0.3 to VL2 (2)	V
		VL2	R8C/L35C	VL1 to VL4	V
			R8C/L36C, R8C/L38C, R8C/L3AC	VL1 to VL3	V
		VL3		VL2 to VL4	V
		VL4		-0.3 to 6.5	V
		CL1, CL2		-0.3 to 6.5	V
		COM0 to COM7		-0.3 to VL4	V
		SEG0 to SEG55		-0.3 to VL4	V
		Other pins		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	วท	$-40^{\circ}C \leq T_{opr} \leq 85^{\circ}C$	500	mW
Topr	Operating ambi	ent temperature		–20 to 85 (N version) / –40 to 85 (D version)	°C
Tstg	Storage temperation	ature		-65 to 150	°C

Notes:

1. For the register settings for each operation, refer to **7. I/O Ports** and **9. Clock Generation Circuit** in the User's Manual: Hardware.

2. The VL1 voltage should be VCC or below.



Symbol	Boromotor	Conditions		Lloit		
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit
—	Program/erase endurance (1)		1,000 (2)	_	—	times
—	Byte program time		_	80	500	μS
—	Block erase time		_	0.3	—	S
td(SR-SUS)	Time delay from suspend request until suspend		_		5 + CPU clock × 3 cycles	ms
	Interval from erase start/restart until following suspend request		0		_	ms
_	Time from suspend until erase restart		_		30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		_	_	30+CPU clock × 1 cycle	μS
—	Program, erase voltage		2.7	_	5.5	V
—	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		0	_	60	°C
_	Data hold time ⁽⁶⁾	Ambient temperature = 55°C	20	_		year

Table 5.6Flash Memory (Program ROM) Characteristics
(Vcc = 2.7 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.)

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

6. The data hold time includes time that the power supply is off or the clock is not supplied.



Table 5.7 Flash Memory (Data flash Block A to Block D) Characteristics (Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Baramatar	Conditiona		Linit		
Symbol	Falametei	Conditions	Min.	Тур.	Max.	Unit
—	Program/erase endurance (1)		10,000 (2)	_	—	times
—	Byte program time (program/erase endurance < 1.000 times)		—	160	1500	μS
_	Byte program time (program/erase endurance > 1,000 times)			300	1500	μS
—	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	1	S
—	Block erase time (program/erase endurance > 1,000 times)		_	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_	5 + CPU clock × 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0		—	ms
—	Time from suspend until erase restart		_	_	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		_	_	30+CPU clock × 1 cycle	μS
—	Program, erase voltage		2.7	_	5.5	V
—	Read voltage		1.8	_	5.5	V
	Program, erase temperature		-20 (6)	_	85	°C
—	Data hold time (7)	Ambient temperature = 55 °C	20	_	_	year

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential 3. addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative. 6.

- -40°C for D version.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.







Table 5.8Voltage Detection 0 Circuit Characteristics
(Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless
otherwise specified.)

Sumbol	Perometer	Condition		Linit		
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Unit
Vdet0	Voltage detection level Vdet0_0 ⁽¹⁾		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 (1)		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 ⁽¹⁾		2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 ⁽¹⁾		3.55	3.80	4.05	V
—	Voltage detection 0 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet0_0 - 0.1) V	—	6	150	μS
—	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	1.5	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		_	_	100	μS

Notes:

1. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.

2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

3. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

Table 5.9 Voltage Detection 1 Circuit Characteristics

(Vcc = 1.8 to 5.5 V and Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unles	s
otherwise specified.)	

Symbol	Paramotor	Condition		Unit		
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level Vdet1_0 ⁽¹⁾	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 ⁽¹⁾	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 ⁽¹⁾	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 ⁽¹⁾	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (1)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 ⁽¹⁾	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 ⁽¹⁾	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level Vdet1_7 ⁽¹⁾	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 ⁽¹⁾	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level Vdet1_9 ⁽¹⁾	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level Vdet1_A (1)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B (1)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C (1)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level Vdet1_D (1)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level Vdet1_E (1)	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F (1)	At the falling of Vcc	4.20	4.45	4.75	V
_	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	—	0.07	_	V
		Vdet1_6 to Vdet1_F selected	—	0.10	_	V
—	Voltage detection 1 circuit response time (2)	At the falling of Vcc from 5 V to (Vdet1_0 - 0.1) V		60	150	μS
—	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	—	1.7	—	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾			_	100	μS

Notes:

1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.

2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

			Condition								S	anda	rd	
Symbol	Parameter		Osci Cir	llation cuit	On-Cl Oscilla High-Speed	hip ator	CPU Clock	Low-Power- Consumption	C	Dther	Min.	Typ.	Max.	Unit
			(2)	XCIN	(fOCO-F)	Speed	CIOCK	Setting				(3)		
ICC	Power supply	High- speed	20 MHz	Off	Off	125 kHz	No division					7.0	14.5	mA
	current (1)	1) clock mode	10 MHz	Off	Off	125 kHz	No division	_				3.6	10	mA
			20 MHz	Off	Off	125 kHz	Divide- by-8				—	3.0	—	mA
			10 MH7	Off	Off	125 kH7	Divide-	_			—	1.5	—	mA
		High-	Off	Off	20 MHz	125	No	_			—	7.0	14.5	mA
		on-chip	Off	Off	20 MHz	кпz 125	Divide-	_			_	3.0	_	mA
		mode	Off	Off	10 MHz	kHz 125	by-8 No				_	4.0	_	mA
			Off	Off	10 MHz	kHz 125	division Divide-	_			_	1.7	_	mA
			Off	Off	4 MH7	kHz 125	by-8 Divide-	MSTIIC = 1				1	_	mΑ
			On	01	4 101112	kHz	by-16	MSTTRD = 1 MSTTRC = 1 MSTTRG = 1						110 (
		Low- speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide- by-8	FMR27 = 1 VCA20 = 0				85	390	μA
		Low- speed	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0			_	90	400	μA
	cloc mod Wa	clock mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation of	on RAM	—	50	_	μA
		Wait mode	Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instru Peripheral clock ope	ction is executed ration	_	15	90	μA
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instru Peripheral clock off	ction is executed		5	80	μA
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock off	LCD drive control circuit ⁽⁴⁾ When external division resistors are used		5		μA
								CM02 = 1 CM01 = 0	in real-time clock mode	LCD drive control circuit ⁽⁵⁾ When the internal voltage multiplier is used	_	11	_	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instru Peripheral clock off Timer RE operation	ction is executed in real-time clock mode		3.5		μA
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off		—	2	5.0	μΑ
			Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off		_	13.0	_	μΑ
		Power-	Off	Off	Off	Off	-		Topr = 25°C		—	0.02	0.2	μΑ
		on mode	Off	Off	Off	Off	I —	—	Topr = 85°C		—	0.3	—	μA

Table 5.20 DC Characteristics (4) [2.7 V \leq Vcc < 4.0 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Notes:

1. Vcc = 2.7 V to 4.0 V, single chip mode, output pins are open, and other pins are Vss.

2. XIN is set to square wave input.

3. Vcc = 3.0 V

VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment 4.

and common output pins are open. The standard value does not include the current that flows through external division resistors. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. 5.



Cumbal	Doromotor		Condition	S	Linit		
Symbol	Pa	Irameter	Condition	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Port P10, P11 (1)	Юн = -2 mA	Vcc - 0.5	—	Vcc	V
		Other pins	Iон = -1 mA	Vcc - 0.5	_	Vcc	V
		XOUT	Юн = -200 μА	1.0	_	—	V
Vol	Output "L" voltage	Port P10, P11 (1)	IOL = 2 mA	—	—	0.5	V
		Other pins	IOL = 1 mA	—	_	0.5	V
		XOUT	IOL = 200 μA	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRAIO, TRCIOA, TRCIOB, TRCIOA, TRCIOB, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOC1, TRDIOD1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO		0.05	0.4		V
		RESET, WKUP0		0.1	0.8	_	V
Іін	Input "H" current		VI = 1.8 V, Vcc = 1.8 V		—	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 1.8 V	—		-4.0	μA
Rpullup	Pull-up resistance	1	VI = 0 V, Vcc = 1.8 V	60	160	420	kΩ
RfXIN	Feedback resistance	XIN		_	0.3	—	MΩ
RfxCIN	Feedback resistance	XCIN		_	14	—	MΩ
Vram	RAM hold voltage		During stop mode	1.8	_	—	V

Table 5.21DC Characteristics (5) [1.8 V \leq Vcc < 2.7 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.



Table 5.24Timing Requirements of I²C bus Interface (1)
(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C (D version),
unless otherwise specified.)

Symbol	Parameter	Condition	Sta	Linit		
			Min.	Тур.	Max.	Unit
tSCL	SCL input cycle time		12tcyc + 600 (1)	—	—	ns
t SCLH	SCL input "H" width		3tcyc + 300 ⁽¹⁾	_	_	ns
tSCLL	SCL input "L" width		5tcyc + 500 (1)	—	_	ns
tsf	SCL, SDA input fall time		—	_	300	ns
tSP	SCL, SDA input spike pulse rejection time		—	_	1tcyc (1)	ns
t BUF	SDA input bus-free time		5tcyc (1)	—	_	ns
t STAH	Start condition input hold time		3tcyc ⁽¹⁾	_	_	ns
t STAS	Retransmit start condition input setup time		3tcyc (1)	—	_	ns
t STOP	Stop condition input setup time		3tcyc ⁽¹⁾	_	_	ns
tSDAS	Data input setup time		1tcyc + 40 (1)	—	—	ns
t SDAH	Data input hold time		10	_		ns

Note:

1. 1tcyc = 1/f1(s)







Table 5.25External Clock Input (XIN, XCIN)
(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C (D version),
unless otherwise specified.)

	Parameter	Standard						
Symbol		Vcc = 2.2V, Topr = 25°C		Vcc = 3V, Topr = 25°C		Vcc = 5V, Topr = 25°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(XIN)	XIN input cycle time	200	—	50	—	50	—	ns
twh(xin)	XIN input "H" width	90	—	24	_	24	_	ns
twl(XIN)	XIN input "L" width	90	—	24	—	24	_	ns
tc(XCIN)	XCIN input cycle time	14	_	14	_	14	_	μS
twh(xcin)	XCIN input "H" width	7	—	7	—	7	_	μS
twL(XCIN)	XCIN input "L" width	7	_	7	_	7	_	μS



Figure 5.8 External Clock Input Timing Diagram

Table 5.26 Timing Requirements of TRAIO

(Vcc = 1.8 to 5.5 V, Vss = 0 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

	Parameter	Standard						
Symbol		Vcc = 2.2V, Topr = 25°C		Vcc = 3V, Topr = 25° C		Vcc = 5V, Topr = 25°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TRAIO)	TRAIO input cycle time	500	_	300	_	100	—	ns
twh(traio)	TRAIO input "H" width	200	_	120	_	40	—	ns
twl(traio)	TRAIO input "L" width	200	_	120	_	40	_	ns



Figure 5.9 Input Timing of TRAIO





