



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	68
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l387cdfa-v0

Table 1.6 Specifications (3)

Item	Specification
Flash Memory	<ul style="list-style-type: none"> • Programming and erasure voltage: VCC = 2.7 to 5.5 V • Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) • Program security: ROM code protect, ID code check • On-chip debug function • On-board flash rewrite function • Background operation (BGO) function
Operating Frequency/ Supply Voltage	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)
Current Consumption	<p>Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.6 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2 μA (VCC = 3.0 V, stop mode) Typ. 0.02 μA (VCC = 3.0 V, power-off mode)</p>
Operating Ambient Temperature	-20 to 85°C (N version) -40 to 85°C (D version) ⁽¹⁾

Note:

1. Specify the D version if D version functions are to be used.

Table 1.8 Product List for R8C/L36C Group**Current of Apr 2011**

Part No.	Internal ROM Capacity		Internal RAM Capacity	Package Type	Remarks
	Program ROM	Data Flash			
R5F2L367CNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064KB-A	N Version
R5F2L367CNFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064GA-A	
R5F2L368CNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064KB-A	
R5F2L368CNFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064GA-A	
R5F2L36ACNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A	
R5F2L36ACNFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A	
R5F2L36CCNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A	
R5F2L36CCNFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A	
R5F2L367CDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064KB-A	D Version
R5F2L367CDFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064GA-A	
R5F2L368CDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064KB-A	
R5F2L368CDFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064GA-A	
R5F2L36ACDFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A	
R5F2L36ACDFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A	
R5F2L36CCDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A	
R5F2L36CCDFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A	

Part No. R 5 F 2L 36 C C N FP

Package type:

FP: LQFP (0.50 mm pin pitch)
FA: LQFP (0.80 mm pin pitch)

Classification

N: Operating ambient temperature -20°C to 85°C
D: Operating ambient temperature -40°C to 85°C

ROM capacity

7: 48 KB
8: 64 KB
A: 96 KB
C: 128 KB

R8C/L36C Group

R8C/Lx Series

Memory type
F: Flash memory

Renesas MCU

Renesas semiconductor

Figure 1.2 Correspondence of Part No., with Memory Size and Package of R8C/L36C Group




Figure 1.6 Block Diagram of R8C/L36C Group




Figure 1.8 Block Diagram of R8C/L3AC Group





Figure 1.10 Pin Assignment (Top View) of PLQP0064KB-A and PLQP0064GA-A Packages

**Figure 1.11 Pin Assignment (Top View) of PLQP0080KB-A and PLQP0080JA-A Packages**

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

Table 4.8 SFR Information (8) (1)

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh XXh 0000XXXXb
01C1h			
01C2h			
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh XXh 0000XXXXb
01C5h			
01C6h			
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Port P0 Pull-Up Control Register	P0PUR	00h
01E1h	Port P1 Pull-Up Control Register	P1PUR	00h
01E2h	Port P2 Pull-Up Control Register	P2PUR	00h
01E3h	Port P3 Pull-Up Control Register	P3PUR	00h
01E4h	Port P4 Pull-Up Control Register	P4PUR	00h
01E5h	Port P5 Pull-Up Control Register	P5PUR	00h
01E6h	Port P6 Pull-Up Control Register	P6PUR	00h
01E7h	Port P7 Pull-Up Control Register	P7PUR	00h
01E8h			
01E9h			
01EAh	Port 10 Pull-Up Control Register	P10PUR	00h
01EBh	Port 11 Pull-Up Control Register	P11PUR	00h
01ECb	Port 12 Pull-Up Control Register	P12PUR	00h
01EDh	Port 13 Pull-Up Control Register	P13PUR	00h
01EEh			
01EFh			
01F0h	Port P10 Drive Capacity Control Register	P10DRR	00h
01F1h	Port P11 Drive Capacity Control Register	P11DRR	00h
01F2h			
01F3h			
01F4h			
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h	Input Threshold Control Register 2	VLT2	00h
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	External Input Enable Register 1	INTEN1	00h
01FCb	INT Input Filter Select Register 0	INTF	00h
01FDh	INT Input Filter Select Register 1	INTF1	00h
01FEh	Key Input Enable Register 0	KIEN	00h
01FFh	Key Input Enable Register 1	KIEN1	00h

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

Table 4.11 SFR Information (11) (1)

Address	Register	Symbol	After Reset
0280h	LCD Display Control Data Register	LRA16H	XXh
0281h		LRA17H	XXh
0282h		LRA18H	XXh
0283h		LRA19H	XXh
0284h		LRA20H	XXh
0285h		LRA21H	XXh
0286h		LRA22H	XXh
0287h		LRA23H	XXh
0288h		LRA24H	XXh
0289h		LRA25H	XXh
028Ah		LRA26H	XXh
028Bh		LRA27H	XXh
028Ch		LRA28H	XXh
028Dh		LRA29H	XXh
028Eh		LRA30H	XXh
028Fh		LRA31H	XXh
0290h		LRA32H	XXh
0291h		LRA33H	XXh
0292h		LRA34H	XXh
0293h		LRA35H	XXh
0294h		LRA36H	XXh
0295h		LRA37H	XXh
0296h		LRA38H	XXh
0297h		LRA39H	XXh
0298h		LRA40H	XXh
0299h		LRA41H	XXh
029Ah		LRA42H	XXh
029Bh		LRA43H	XXh
029Ch		LRA44H	XXh
029Dh		LRA45H	XXh
029Eh		LRA46H	XXh
029Fh		LRA47H	XXh
02A0h		LRA48H	XXh
02A1h		LRA49H	XXh
02A2h		LRA50H	XXh
02A3h		LRA51H	XXh
02A4h		LRA52H	XXh
02A5h		LRA53H	XXh
02A6h		LRA54H	XXh
02A7h		LRA55H	XXh
02A8h			
02A9h			
02AAh			
02ABh			
02ACh			
02ADh			
02AEh			
02AFh			
02B0h			
02B1h			
02B2h			
02B3h			
02B4h			
02B5h			
02B6h			
02B7h			
02B8h			
02B9h			
02BAh			
02BBh			
02BCh			
02BDh			
02BEh			
02BFh			

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

Table 4.12 SFR Information (12)⁽¹⁾

Address	Register	Symbol	After Reset
02C0h			
02C1h			
02C2h			
02C3h			
02C4h			
02C5h			
02C6h			
02C7h			
02C8h			
02C9h			
02CAh			
02CBh			
02CCh			
02CDh			
02CEh			
02CFh			
02D0h			
02D1h			
02D2h			
02D3h			
02D4h			
02D5h			
02D6h			
02D7h			
02D8h			
02D9h			
02DAh			
02DBh			
02DCh			
02DDh			
02DEh			
02DFh			
02E0h			
02E1h			
02E2h			
02E3h			
02E4h			
02E5h			
02E6h			
02E7h			
02E8h			
02E9h			
02EAh			
02EBh			
02EC _h			
02EDh			
02EEh			
02EFh			
02F0h			
02F1h			
02F2h			
02F3h			
02F4h			
02F5h			
02F6h			
02F7h			
02F8h			
02F9h			
02FAh			
02FBh			
02FC _h			
02FDh			
02FEh			
02FFh			

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

Table 4.14 SFR Information (14)⁽¹⁾

Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h			XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh			XXh
2C9Fh			XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h			XXh
2CA2h			XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh			XXh
2CAFh			XXh

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

5.2 Recommended Operating Conditions

**Table 5.2 Recommended Operating Conditions
($V_{CC} = 1.8$ to 5.5 V and $T_{OPR} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
V_{CC}/AV_{CC}	Supply voltage		1.8	—	5.5	V
V_{SS}/AV_{SS}	Supply voltage		—	0	—	V
V_{IH}	Input "H" voltage	Other than CMOS input	4.0 V \leq $V_{CC} \leq$ 5.5 V	0.8 V _{CC}	—	V _{CC}
			2.7 V \leq $V_{CC} <$ 4.0 V	0.8 V _{CC}	—	V _{CC}
			1.8 V \leq $V_{CC} <$ 2.7 V	0.9 V _{CC}	—	V _{CC}
	CMOS input	Input level switching function (I/O port)	4.0 V \leq $V_{CC} \leq$ 5.5 V	0.5 V _{CC}	—	V _{CC}
			2.7 V \leq $V_{CC} <$ 4.0 V	0.55 V _{CC}	—	V _{CC}
			1.8 V \leq $V_{CC} <$ 2.7 V	0.65 V _{CC}	—	V _{CC}
		Input level selection : 0.5 V _{CC}	4.0 V \leq $V_{CC} \leq$ 5.5 V	0.65 V _{CC}	—	V _{CC}
			2.7 V \leq $V_{CC} <$ 4.0 V	0.7 V _{CC}	—	V _{CC}
			1.8 V \leq $V_{CC} <$ 2.7 V	0.8 V _{CC}	—	V _{CC}
	Input level selection : 0.7 V _{CC}	4.0 V \leq $V_{CC} \leq$ 5.5 V	0.85 V _{CC}	—	V _{CC}	
		2.7 V \leq $V_{CC} <$ 4.0 V	0.85 V _{CC}	—	V _{CC}	
		1.8 V \leq $V_{CC} <$ 2.7 V	0.85 V _{CC}	—	V _{CC}	
V_{IL}	Input "L" voltage	Other than CMOS input	4.0 V \leq $V_{CC} \leq$ 5.5 V	0	—	0.2 V _{CC}
			2.7 V \leq $V_{CC} <$ 4.0 V	0	—	0.2 V _{CC}
			1.8 V \leq $V_{CC} <$ 2.7 V	0	—	0.05 V _{CC}
	CMOS input	Input level selection : 0.35 V _{CC}	4.0 V \leq $V_{CC} \leq$ 5.5 V	0	—	0.2 V _{CC}
			2.7 V \leq $V_{CC} <$ 4.0 V	0	—	0.2 V _{CC}
			1.8 V \leq $V_{CC} <$ 2.7 V	0	—	0.2 V _{CC}
		Input level selection : 0.5 V _{CC}	4.0 V \leq $V_{CC} \leq$ 5.5 V	0	—	0.4 V _{CC}
			2.7 V \leq $V_{CC} <$ 4.0 V	0	—	0.3 V _{CC}
			1.8 V \leq $V_{CC} <$ 2.7 V	0	—	0.2 V _{CC}
	Input level selection : 0.7 V _{CC}	4.0 V \leq $V_{CC} \leq$ 5.5 V	0	—	0.55 V _{CC}	
		2.7 V \leq $V_{CC} <$ 4.0 V	0	—	0.45 V _{CC}	
		1.8 V \leq $V_{CC} <$ 2.7 V	0	—	0.35 V _{CC}	
$I_{OH(\text{sum})}$	Peak sum output "H" current	Sum of all pins $I_{OH(\text{peak})}$		—	—	−160 mA
$I_{OH(\text{sum})}$	Average sum output "H" current	Sum of all pins $I_{OH(\text{avg})}$		—	—	−80 mA
$I_{OH(\text{peak})}$	Peak output "H" current	Port P10, P11 (2)		—	—	−40 mA
		Other pins		—	—	−10 mA
$I_{OH(\text{avg})}$	Average output "H" current (1)	Port P10, P11 (2)		—	—	−20 mA
		Other pins		—	—	−5 mA
$I_{OL(\text{sum})}$	Peak sum output "L" current	Sum of all pins $I_{OL(\text{peak})}$		—	—	160 mA
$I_{OL(\text{sum})}$	Average sum output "L" current	Sum of all pins $I_{OL(\text{avg})}$		—	—	80 mA
$I_{OL(\text{peak})}$	Peak output "L" current	Port P10, P11 (2)		—	—	40 mA
		Other pins		—	—	10 mA
$I_{OL(\text{avg})}$	Average output "L" current (1)	Port P10, P11 (2)		—	—	20 mA
		Other pins		—	—	5 mA
$f(XIN)$	XIN clock input oscillation frequency		2.7 V \leq $V_{CC} \leq$ 5.5 V	—	—	20 MHz
			1.8 V \leq $V_{CC} <$ 2.7 V	—	—	5 MHz
$f(XCIN)$	XCIN clock input oscillation frequency		1.8 V \leq $V_{CC} \leq$ 5.5 V	—	32.768	50 kHz
f_{OCO40M}	When used as the count source for timer RC, timer RD, or timer RG (3)		2.7 V \leq $V_{CC} \leq$ 5.5 V	32	—	40 MHz
f_{OCO-F}	f_{OCO-F} frequency		2.7 V \leq $V_{CC} \leq$ 5.5 V	—	—	20 MHz
			1.8 V \leq $V_{CC} <$ 2.7 V	—	—	5 MHz
—	System clock frequency		2.7 V \leq $V_{CC} \leq$ 5.5 V	—	—	20 MHz
			1.8 V \leq $V_{CC} <$ 2.7 V	—	—	5 MHz
$f(BCLK)$	CPU clock frequency		2.7 V \leq $V_{CC} \leq$ 5.5 V	—	—	20 MHz
			1.8 V \leq $V_{CC} <$ 2.7 V	—	—	5 MHz

Notes:

- The average output current indicates the average value of current measured during 100 ms.
- This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.
- f_{OCO40M} can be used as the count source for timer RC, timer RD, or timer RG in the range of $V_{CC} = 2.7$ V to 5.5V.

**Table 5.6 Flash Memory (Program ROM) Characteristics
(V_{CC} = 2.7 to 5.5 V and T_{OPR} = 0 to 60°C, unless otherwise specified.)**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
—	Program/erase endurance (1)		1,000 (2)	—	—	times
—	Byte program time		—	80	500	μs
—	Block erase time		—	0.3	—	s
td(SR-SUS)	Time delay from suspend request until suspend		—	—	5 + CPU clock × 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0	—	—	ms
—	Time from suspend until erase restart		—	—	30+CPU clock × 1 cycle	μs
td(CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		—	—	30+CPU clock × 1 cycle	μs
—	Program, erase voltage		2.7	—	5.5	V
—	Read voltage		1.8	—	5.5	V
—	Program, erase temperature		0	—	60	°C
—	Data hold time (6)	Ambient temperature = 55°C	20	—	—	year

Notes:

1. Definition of programming/erasure endurance
The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
6. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.10 Voltage Detection 2 Circuit Characteristics
(V_{CC} = 1.8 to 5.5 V and T_{OPR} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{DET2}	Voltage detection level V _{DET2_0}	At the falling of V _{CC}	3.70	4.00	4.30	V
—	Hysteresis width at the rising of V _{CC} in voltage detection 2 circuit		—	0.10	—	V
—	Voltage detection 2 circuit response time ⁽¹⁾	At the falling of V _{CC} from 5 V to (V _{DET2_0} - 0.1) V	—	20	150	μs
—	Voltage detection circuit self power consumption	VCA27 = 1, V _{CC} = 5.0 V	—	1.7	—	μA
t _{D(E-A)}	Waiting time until voltage detection circuit operation starts ⁽²⁾		—	—	100	μs

Notes:

1. Time until the voltage monitor 2 interrupt request is generated after the voltage passes V_{DET2}.
2. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.11 Power-on Reset Circuit Characteristics ⁽¹⁾
(T_{OPR} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
t _{RH}	External power V _{CC} rise gradient		0	—	50000	mV/msec

Note:

1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.




Figure 5.3 Power-on Reset Circuit Characteristics

**Table 5.18 DC Characteristics (2) [4.0 V ≤ Vcc ≤ 5.5 V]
(Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition							Standard			Unit	
		Oscillation Circuit		On-Chip Oscillator		CPU Clock	Low-Power-Consumption Setting	Other	Min.	Typ. (3)	Max.		
		XIN (2)	XCIN	High-Speed (fOCO-F)	Low-Speed								
I _{CC}	Power supply current (1)	High-speed clock mode	20 MHz	Off	Off	125 kHz	No division	—	—	7.0	15	mA	
			16 MHz	Off	Off	125 kHz	No division	—	—	5.6	12.5	mA	
			10 MHz	Off	Off	125 kHz	No division	—	—	3.6	—	mA	
			20 MHz	Off	Off	125 kHz	Divide-by-8	—	—	3.0	—	mA	
			16 MHz	Off	Off	125 kHz	Divide-by-8	—	—	2.2	—	mA	
			10 MHz	Off	Off	125 kHz	Divide-by-8	—	—	1.5	—	mA	
	High-speed on-chip oscillator mode	Off	Off	20 MHz	125 kHz	No division	—	—	—	7.0	15	mA	
		Off	Off	20 MHz	125 kHz	Divide-by-8	—	—	—	3.0	—	mA	
		Off	Off	4 MHz	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1	—	—	1	—	mA	
	Low-speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0	—	—	90	400	μA	
		Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0	—	—	100	400	μA	
	Low-speed clock mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM	—	55	—	μA	
		Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock operation	—	15	100	μA	
	Wait mode	Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	—	4	90	μA	
		Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode	—	7	—	μA	
		Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	When external division resistors are used LCD drive control circuit (4)	—	12	—	μA	
		Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	When the internal voltage multiplier is used LCD drive control circuit (5)	—	3.5	—	μA	
	Stop mode	Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM10 = 1	While a WAIT instruction is executed Peripheral clock off	—	2.0	5.0	μA	
		Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM10 = 1	Topr = 25°C Peripheral clock off	—	15	—	μA	
	Power-off mode	Off	Off	Off	Off	—	—	Topr = 25°C	—	0.02	0.2	μA	
	Power-off mode	Off	Off	Off	Off	—	—	Topr = 85°C	—	0.4	—	μA	

Notes:

1. V_{CC} = 4.0 V to 5.5 V, single chip mode, output pins are open, and other pins are V_{SS}.
2. XIN is set to square wave input.
3. V_{CC} = 5.0 V
4. VLCD = V_{CC}, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.
5. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open.

**Table 5.20 DC Characteristics (4) [2.7 V ≤ Vcc < 4.0 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition							Standard			Unit		
		Oscillation Circuit		On-Chip Oscillator		CPU Clock	Low-Power-Consumption Setting	Other		Min.	Typ. (3)	Max.		
		XIN (2)	XCIN	High-Speed (fOCO-F)	Low-Speed									
Icc	Power supply current (1)	High-speed clock mode	20 MHz	Off	Off	125 kHz	No division	—		—	7.0	14.5	mA	
			10 MHz	Off	Off	125 kHz	No division	—		—	3.6	10	mA	
			20 MHz	Off	Off	125 kHz	Divide-by-8	—		—	3.0	—	mA	
			10 MHz	Off	Off	125 kHz	Divide-by-8	—		—	1.5	—	mA	
		High-speed on-chip oscillator mode	Off	Off	20 MHz	125 kHz	No division	—		—	7.0	14.5	mA	
			Off	Off	20 MHz	125 kHz	Divide-by-8	—		—	3.0	—	mA	
			Off	Off	10 MHz	125 kHz	No division	—		—	4.0	—	mA	
			Off	Off	10 MHz	125 kHz	Divide-by-8	—		—	1.7	—	mA	
			Off	Off	4 MHz	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1	—		—	1	—	mA
		Low-speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0	—		—	85	390	μA
			Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0	—		—	90	400	μA
		Low-speed clock mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM		—	50	—	μA
			Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock operation		—	15	90	μA
		Wait mode	Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off		—	5	80	μA
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed LCD drive control circuit (4) When external division resistors are used Peripheral clock off Timer RE operation in real-time clock mode	—	5	—	μA	
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	LCD drive control circuit (5) When the internal voltage multiplier is used	—	11	—	μA	
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode	—	3.5	—	μA	
		Stop mode	Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM10 = 1	Topr = 25°C Peripheral clock off	—	2	5.0	μA	
			Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM10 = 1	Topr = 85°C Peripheral clock off	—	13.0	—	μA	
		Power-off mode	Off	Off	Off	Off	—	—	Topr = 25°C	—	0.02	0.2	μA	
			Off	Off	Off	Off	—	—	Topr = 85°C	—	0.3	—	μA	

Notes:

1. Vcc = 2.7 V to 4.0 V, single chip mode, output pins are open, and other pins are Vss.
2. XIN is set to square wave input.
3. Vcc = 3.0 V
4. VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.
5. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open.

5.5 AC Characteristics

Table 5.23 Timing Requirements of Synchronous Serial Communication Unit (SSU)
(V_{CC} = 1.8 to 5.5 V, V_{SS} = 0 V, and T_{OPR} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
tSUCYC	SSCK clock cycle time		4	—	—	tCYC (1)
tH	SSCK clock "H" width		0.4	—	0.6	tSUCYC
tL0	SSCK clock "L" width		0.4	—	0.6	tSUCYC
tRISE	SSCK clock rising time	Master	—	—	1	tCYC (1)
		Slave	—	—	1	μs
tFALL	SSCK clock falling time	Master	—	—	1	tCYC (1)
		Slave	—	—	1	μs
tsu	SSO, SSI data input setup time		100	—	—	ns
tH	SSO, SSI data input hold time		1	—	—	tCYC (1)
tLEAD	SCS setup time	Slave	1tCYC + 50	—	—	ns
tLAG	SCS hold time	Slave	1tCYC + 50	—	—	ns
tOD	SSO, SSI data output delay time		—	—	1	tCYC (1)
tSA	SSI slave access time	2.7 V ≤ V _{CC} ≤ 5.5 V	—	—	1.5tCYC + 100	ns
		1.8 V ≤ V _{CC} < 2.7 V	—	—	1.5tCYC + 200	ns
tOR	SSI slave out open time	2.7 V ≤ V _{CC} ≤ 5.5 V	—	—	1.5tCYC + 100	ns
		1.8 V ≤ V _{CC} < 2.7 V	—	—	1.5tCYC + 200	ns

Note:

1. tCYC = 1/f₁(s)




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)




Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

