

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	68
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l38acdfa-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.4 Pin Assignments

Figures 1.9 to 1.13 show Pin Assignments (Top View). Tables 1.11 to 1.13 list the Pin Name Information by Pin Number.




Figure 1.9 Pin Assignment (Top View) of PLQP0052JA-A Package

Pin Name Information by Pin Number (3) **Table 1.13**

Р	in Nun	nber				I/O Pin Functions for Peripheral Modules						
L3AC (Note 2)	L38C	L36C	L35C	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter, Comparator B	LCD drive control circuit
85 [87]	68	49	40		P0_5						AN9	SEG5
86 [88]	69	50	41		P0_4						AN8	SEG4
87 [89]	70	51	42		P0_3						AN7	SEG3
88 [90]	71	52	43		P0_2						AN6	SEG2
89 [91]	72	53	44		P0_1						AN5	SEG1
90 [92]	73	54	45		P0_0						AN4	SEG0
91 [93]	74	55	46									VL1
92 [94]	75	56	47									VL2
93 [95]	76	57										VL3
94 [96]	77	58	48		P12_3							CL2
95 [97]	78	59	49		P12_2							CL1
96 [98]	79	60	50									VL4
97 [99]					P13_7		TRGCLKB				AN19	İ
98 [100]					P13_6		TRGIOB				AN18	
99 [1]					P13_5		TRGCLKA				AN17	
100 [2]					P13_4		TRGIOA				AN16	

- The pin in parentheses can be assigned by a program.
 The number in brackets indicates the pin number for the 100P6F package.

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 **Sign Flag (S)**

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



3. Memory

Figure 3.1 is a Memory Map of each group. Each group has a 1-Mbyte address space from addresses 00000h to FFFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map

SFR Information (4) (1) Table 4.4

Address	Register	Symbol	After Reset
00C0h	A/D Register 0	AD0	XXh
00C1h			000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h	A/D (Kegister 1	ושא	000000XXb
00C3h	A/D Register 2	AD2	XXh
00C4H	A/D (register 2	ADZ	000000XXb
00C5h	A/D Register 3	AD3	XXh
00C0h	A/D (Negister 3	ADS	000000XXb
00C7fi	A/D Register 4	AD4	XXh
00C9h	A/D Register 4	AD4	000000XXb
00C9h	A/D Dominton F	AD5	XXh
00CAn	A/D Register 5	ADS	
00CBn	A/D Domintor 6	ADG	000000XXb XXh
	A/D Register 6	AD6	
00CDh	A /D D		000000XXb
00CEh	A/D Register 7	AD7	XXh
00CFh			000000XXb
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Mode Register	ADMOD	00h
00D5h	A/D Input Select Register	ADINSEL	11000000b
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h	D/A 0 Register	DA0	00h
00D9h	D/A 1 Register	DA1	00h
00DAh			
00DBh			
00DCh	D/A Control Register	DACON	00h
00DDh	B// Control (Coglotor	Broom	0011
00DEh			-
00DEh			
00E0h	Port P0 Register	PO	XXh
00E0h		P1	XXh
	Port P1 Register		
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h	Port P5 Register	P5	XXh
00EAh	Port P4 Direction Register	PD4	00h
00EBh	Port P5 Direction Register	PD5	00h
00ECh	Port P6 Register	P6	XXh
00EDh	Port P7 Register	P7	XXh
00EEh	Port P6 Direction Register	PD6	00h
00EFh	Port P7 Direction Register	PD7	00h
00F0h		<u> </u>	1
00F1h			
00F2h		+	
00F3h			
00F3H	Port P10 Register	P10	XXh
00F5h	Port P11 Register	P11	XXh
		PD10	
00F6h	Port P10 Direction Register		00h
00F7h	Port P11 Direction Register	PD11	00h
00F8h	Port P12 Register	P12	XXh
00F9h	Port P13 Register	P13	XXh
00FAh	Port P12 Direction Register	PD12	00h
00FBh	Port P13 Direction Register	PD13	00h
00FCh			
00FDh			
00FEh			

X: Undefined
Note:
1. Blank spaces are reserved. No access is allowed.

SFR Information (5) (1) Table 4.5

1010 Timer RA DC Control Register	Address	Register	Symbol	After Reset
0101h				
10102h			-	
0103h				
O194h				
0109h LIN Control Register 2 LINCR 00h 0109h LIN Satus Register LINST 00h 0109h Timer RB Control Register TRBCR 00h 0109h Timer RB Control Register TRBCR 00h 0109h Timer RB Droc Control Register TRBCR 00h 0109h Timer RB Droc Control Register TRBCC 00h 0109h Timer RB Droc Stock Control Register TRBDC 00h 0109h Timer RB Droc Stock Register TRBBR FFh 0100h Timer RB Primary Register TRBBR FFh 0110h Timer RB Primary Register TRBBR <td></td> <td></td> <td></td> <td></td>				
0107h				
0107h				
0109h Timer RB Control Register TRBCR 00h 0109h Timer RB IO Control Register TRBICC 00h 0109h Timer RB IOC Control Register TRBICC 00h 0109h Timer RB Mode Register TRBMR 00h 0100h Timer RB Perscaler Register TRBRRE FFh 0100h Timer RB Perscaler Register TRBRRE FFh 0100h Timer RB Primary Register TRBRR FFh 0100h Timer RB Primary Register TRBPR FFh 010h Timer RB Primary Register TRBPR FFh 0110h Timer RB Primary Register TRBPR FFh 0113h Timer RB Primary Register TRESC XXh 0113h Timer RB Control Register Timer RE Counter Data Register TRESEC XXh 0113h Timer RE Minitude Data			-	
0109h Timer RB One-Shot Control Register TRBIOC 00h 0108h Timer RB Mode Register TRBINC 00h 0108h Timer RB Mode Register TRBPRE FFh 0100h Timer RB Prescaler Register TRBPRE FFh 0100h Timer RB Prisang Register TRBPRE FFh 0100h Timer RB Primary Register TRBPR FFh 0100h Timer RB Primary Register TRBPR FFh 0110h Timer RB Primary Register TRBPR FFh 0110h Timer RB Primary Register TRBPR FFh 0110h Timer RB Primary Register TRBPR FFh 0111h Timer RB Primary Register TRBPR FFh 0110h Timer RB Primary Register TRBPR FFh 0111h Timer RB Primary Register TRBPR FFh 0111h Timer RB Second Data Register / Timer RE Counter Data Register TRESEC XXh 0119h Timer RB Second Data Register / Timer RE Counter Data Register TRESEC XXh 01				
Orighn				
0.008				
0.000h				
010bh Timer RB Secondary Register TRBPR FFh 010Eh 11mer RB Primary Register TRBPR FFh 010h 11mer RB Primary Register TRBPR FFh 0110h 11mer RB Primary Register 11mer RB Primary Register 11mer RB Primary Register 0112h 11mer RB Primary Register 11mer RB Primary Register 11mer RB Primary Register 0113h 10115h 11mer RB Primary Register 11mer RB Primary Register 11mer RB Primary Register 0113h 11mer RB Hour Data Register / Timer RE Counter Data Register 11mer RB Primary Register 11mer RB				
010Eh Timer RB Primary Register TRBPR FFh 010Ph 0110h 0111b 0112h 0113h 0118h 0118h 0118h 0118h Timer RE Minute Data Register / Timer RE Compare Data Register TREMIN XXh 0119h Timer RE Bay of Week Data Register TREWK XXh 0118h Timer RE Day of Week Data Register TREWK XXh 0110h Timer RE Control Register 1 TRECR1 XXXXXXXXXXXX 0110h Timer RE Control Register 1 TRECR2 XXh 0111h Timer RC Mode Register TRCGR2 XXh 011th Timer RC Mode Register 1 TRCGR3 000010000 011th Timer RC Mode Register 1 TRCGR4 TRCGR4 012th Timer RC Gontrol Registe				
0110Ph				
0110h		Timer RB Primary Register	IRBPR	FFN
0111h				
0112h				
0113h				
0114h				
0115h				
0116h				
0117h				
118h				
119h				
O114h				
O11Bh	0119h		TREMIN	
O11Ch				
O11Dh	011Bh		TREWK	XXh
O11Eh	011Ch		TRECR1	XXXXX0XXb
011Ph 0120h Timer RC Mode Register TRCMR 0101000b 0121h Timer RC Control Register 1 TRCCR1 00h 0122h Timer RC Interrupt Enable Register TRCIER 01110000b 0123h Timer RC Ion Control Register 0 TRCIOR 10001000b 0124h Timer RC Ion Control Register 0 TRCIOR0 10001000b 0125h Timer RC Ion Control Register 1 TRCIOR1 10001000b 0125h Timer RC Gounter TRC 00h 0127h Onh 00h 00h 0128h Timer RC General Register A TRCGRA FFh 0129h FFh FFh FFh 0128h Timer RC General Register B TRCGRB FFh 012bh FFh FFh FFh 012bh Timer RC General Register C TRCGRD FFh 012bh Timer RC General Register D TRCGRD FFh 012bh Timer RC General Register D TRCGRD FFh 012bh Timer RC General Register D TRC	011Dh	Timer RE Control Register 2	TRECR2	XXh
011Ph 0120h Timer RC Mode Register TRCMR 0101000b 0121h Timer RC Control Register 1 TRCCR1 00h 0122h Timer RC Interrupt Enable Register TRCIER 01110000b 0123h Timer RC Ion Control Register 0 TRCIOR 10001000b 0124h Timer RC Ion Control Register 0 TRCIOR0 10001000b 0125h Timer RC Ion Control Register 1 TRCIOR1 10001000b 0125h Timer RC Gounter TRC 00h 0127h Onh 00h 00h 0128h Timer RC General Register A TRCGRA FFh 0129h FFh FFh FFh 0128h Timer RC General Register B TRCGRB FFh 012bh FFh FFh FFh 012bh Timer RC General Register C TRCGRD FFh 012bh Timer RC General Register D TRCGRD FFh 012bh Timer RC General Register D TRCGRD FFh 012bh Timer RC General Register D TRC	011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
0121h Timer RC Control Register 1 TRCER1 00h 0122h Timer RC Interrupt Enable Register TRCIER 01110000b 0123h Timer RC Status Register TRCSR 01110000b 0124h Timer RC I/O Control Register 0 TRCIOR0 10001000b 0125h Timer RC I/O Control Register 1 TRCIOR1 10001000b 0125h Timer RC Gounter TRC 00h 0127h 00h 00h 00h 0128h Timer RC General Register A FFh 0128h Timer RC General Register B TRCGRB FFh 0128h Timer RC General Register C TRCGRC FFh 0128h Timer RC General Register D TRCGRD FFh 0128h Timer RC General Register D TRC	011Fh	-		
0121h	0120h	Timer RC Mode Register	TRCMR	01001000b
0122h Timer RC Interrupt Enable Register TRCIER 0110000b 0123h Timer RC Status Register TRCSR 01110000b 0124h Timer RC I/O Control Register 0 TRCIOR0 10001000b 0125h Timer RC I/O Control Register 1 TRCIOR1 10001000b 0128h Timer RC Counter TRC 00h 0129h O0h TRCGRA FFh 0129h FFh FFh FFh 0129h Timer RC General Register B TRCGRB FFh 0128h Timer RC General Register B TRCGRC FFh 0129h FFh FFh FFh 0120h Timer RC General Register C TRCGRC FFh 0121h Timer RC General Register D TRCGRC FFh 0122h Timer RC General Register D TRCGRD FFh 0127h Timer RC General Register D TRCGRD FFh 0128h Timer RC General Register D TRCGRD FFh 0129h Timer RC General Register D TRCGRD FFh <td>0121h</td> <td></td> <td>TRCCR1</td> <td>00h</td>	0121h		TRCCR1	00h
0123h Timer RC Status Register TRCSR 01110000b 0124h Timer RC I/O Control Register 0 TRCIOR0 10001000b 0125h Timer RC I/O Control Register 1 TRCIOR0 10001000b 0126h Timer RC Gounter TRC 00h 0127h O0h 00h 00h 0128h Timer RC General Register A TRCGRA FFh 0129h FFh FFh FFh 0128h Timer RC General Register B TRCGRB FFh 012bh FFh FFh FFh 012bh FFh FFh FFh 012bh Timer RC General Register C TRCGRC FFh 012bh Timer RC General Register D TRCGRD FFh 012bh <td>0122h</td> <td></td> <td>TRCIER</td> <td>01110000b</td>	0122h		TRCIER	01110000b
0124h	0123h		TRCSR	01110000b
0125h				
0126h Timer RC Counter TRC 00h 0127h Timer RC General Register A TRCGRA FFh 0128h Timer RC General Register B TRCGRB FFh 012Ah Timer RC General Register B TRCGRB FFh 012Bh Timer RC General Register C TRCGRC FFh 012Ch Timer RC General Register D TRCGRD FFh 012Fh Timer RC Control Register 2 TRCCR2 00011000b 0131h Timer RC Digital Filter Function Select Register TRCDF 00h 0132h Timer RC Output Master Enable Register TRCDER 01111111b 0133h Timer RC Trigger Control Register TRCADCR 00h 0134h Timer RD Control Expansion Register TRDECR 00h 0135h Timer RD Trigger Control Register TRDADCR 00h 0137h Timer RD Start Register TRDADCR 00h 0138h Timer RD Mode Register TRDMR 00001100b 0139h Timer RD Function Control Register TRDPCR 10000000b	0125h		TRCIOR1	
0127h 00h 0128h Timer RC General Register A TRCGRA FFh 0129h Timer RC General Register B TRCGRB FFh 012Bh Timer RC General Register C TRCGRC FFh 012Ch Timer RC General Register C TRCGRC FFh 012Dh Timer RC General Register D TRCGRD FFh 012Fh Timer RC General Register D TRCGRD FFh 0130h Timer RC Control Register 2 TRCCR2 00011000b 0131h Timer RC Digital Filter Function Select Register TRCDF 00h 0132h Timer RC Output Master Enable Register TRCOER 01111111b 0133h Timer RC Trigger Control Register TRCADCR 00h 0134h Timer RD Control Expansion Register TRDADCR 00h 0135h Timer RD Trigger Control Register TRDADCR 00h 0136h Timer RD Start Register TRDADCR 00h 0137h Timer RD Start Register TRDMR 00001100b 0138h Timer RD WM Mode Register				
O128h		1	1	
0129h 012Ah Timer RC General Register B 012Bh 012Ch Timer RC General Register C 012Dh 012Eh 012Eh Timer RC General Register D 012Fh 012Fh 013Dh 013Dh Timer RC Control Register D 013Ih Timer RC Digital Filter Function Select Register 0131h Timer RC Digital Filter Function Select Register 0133h Timer RC Output Master Enable Register 0133h Timer RC Trigger Control Register 0134h 0135h Timer RD Control Expansion Register 0136h Timer RD Trigger Control Register 0137h Timer RD Start Register 0138h Timer RD Function Control Register 0138h Timer RD Output Master Enable Register 1 0138h Timer RD Output Master Enable Register 2 0138h Timer RD Output Master Enable Register 2 0138h Timer RD Output Master Enable Register 3 0138h Timer RD Output Master Enable Register 4 0138h Timer RD Output Master Enable Register 5 0138h Timer RD Output Control Register 6 0138h Timer RD Output Control Register 7 0138h Timer RD Output Control Register 7 0138h Timer RD Output Master Enable Register 9 0138h Timer RD Output Control Register 1 0138h Timer RD Output Master Enable Register 1 0138h Timer RD Output Master Enable Register 1 0138h Timer RD Output Control Register 1 0138h Timer RD Output Master Enable Register 2 01111111b		Timer RC General Register A	TRCGRA	
012AhTimer RC General Register BTRCGRBFFh012BhTimer RC General Register CTRCGRCFFh012DhTimer RC General Register DTRCGRDFFh012FhTimer RC General Register 2TRCCR200011000b0130hTimer RC Digital Filter Function Select RegisterTRCDF00h0131hTimer RC Digital Filter Function Select RegisterTRCDF00h0132hTimer RC Output Master Enable RegisterTRCOER01111111b0133hTimer RC Trigger Control RegisterTRCADCR00h0134hTimer RD Trigger Control RegisterTRDECR00h0136hTimer RD Trigger Control RegisterTRDADCR00h0137hTimer RD Start RegisterTRDADCR00h0138hTimer RD Mode RegisterTRDMR00001110b0139hTimer RD PWM Mode RegisterTRDPMR10001000b013AhTimer RD Function Control RegisterTRDFCR10000000b013BhTimer RD Output Master Enable Register 1TRDOER1FFh013ChTimer RD Output Master Enable Register 2TRDOER201111111b013DhTimer RD Output Control RegisterTRDDCR00h013EhTimer RD Digital Filter Function Select Register 0TRDDF000h		Timos No Constant Register / Y		
O12Bh		Timer RC General Register B	TRCGRB	
012Ch Timer RC General Register C FFh 012Dh Timer RC General Register D TRCGRD 012Fh Timer RC General Register D FFh 013Ph Timer RC Control Register 2 TRCCR2 00011000b 0130h Timer RC Digital Filter Function Select Register TRCDF 00h 0131h Timer RC Digital Filter Function Select Register TRCDF 00h 0132h Timer RC Output Master Enable Register TRCOER 01111111b 0133h Timer RC Trigger Control Register TRCADCR 00h 0134h Timer RD Control Expansion Register TRDECR 00h 0135h Timer RD Control Register TRDSTR 00h 0136h Timer RD Start Register TRDSTR 11111100b 0138h Timer RD Mode Register TRDMR 00001110b 0139h Timer RD Function Control Register TRDFCR 10000000b 013Ah Timer RD Output Master Enable Register 1 TRDOER1 FFh 013Ch Timer RD Output Master Enable Register 2 TRDOCR 00h		Timor No deficial Negletor B	TROOKE	
012Dh012EhTimer RC General Register DTRCGRDFFh012FhTimer RC Control Register 2TRCCR200011000b0130hTimer RC Digital Filter Function Select RegisterTRCDF00h0131hTimer RC Output Master Enable RegisterTRCOER01111111b0133hTimer RC Trigger Control RegisterTRCADCR00h0134hTimer RD Control Expansion RegisterTRDECR00h0136hTimer RD Trigger Control RegisterTRDADCR00h0137hTimer RD Start RegisterTRDSTR11111100b0138hTimer RD Mode RegisterTRDMR00001110b0139hTimer RD PWM Mode RegisterTRDPMR10001000b013AhTimer RD Function Control RegisterTRDFCR10000000b013BhTimer RD Output Master Enable Register 1TRDOER1FFh013ChTimer RD Output Master Enable Register 2TRDOER201111111b013DhTimer RD Output Control RegisterTRDOCR00h013EhTimer RD Digital Filter Function Select Register 0TRDDF000h		Timer PC General Register C	TRCGRC	
012EhTimer RC General Register DTRCGRDFFh012Fh0130hTimer RC Control Register 2TRCCR200011000b0131hTimer RC Digital Filter Function Select RegisterTRCDF00h0132hTimer RC Output Master Enable RegisterTRCOER011111111b0133hTimer RC Trigger Control RegisterTRCADCR00h0134h0135hTimer RD Control Expansion RegisterTRDECR00h0136hTimer RD Trigger Control RegisterTRDADCR00h0137hTimer RD Start RegisterTRDSTR11111100b0138hTimer RD Mode RegisterTRDMR00001110b0139hTimer RD Function Control RegisterTRDPMR10001000b013AhTimer RD Function Control RegisterTRDFCR10000000b013BhTimer RD Output Master Enable Register 1TRDOER1FFh013ChTimer RD Output Master Enable Register 2TRDOER201111111b013DhTimer RD Output Control RegisterTRDOCR00h013EhTimer RD Digital Filter Function Select Register 0TRDDF000h		Timor No Delicial Negister O	INCONC	
012Fh 0130h Timer RC Control Register 2 0131h Timer RC Digital Filter Function Select Register 0132h Timer RC Output Master Enable Register 0133h Timer RC Output Master Enable Register 0133h Timer RC Trigger Control Register 0134h 0135h Timer RD Control Expansion Register 0135h Timer RD Trigger Control Register 0136h Timer RD Trigger Control Register 0137h Timer RD Start Register 0138h Timer RD Start Register 0138h Timer RD Mode Register 0139h Timer RD PWM Mode Register 0130h Timer RD Function Control Register 0130h Timer RD Function Control Register 0130h Timer RD Function Control Register 0130h Timer RD Output Master Enable Register 1 0130h Timer RD Output Master Enable Register 2 0130h Timer RD Output Master Enable Register 2 0130h Timer RD Output Master Enable Register 1 0130h Timer RD Output Master Enable Register 2 0150h Timer RD Output Control Register 0160h Timer RD Output Control Register 1 0170h Timer RD Output Master Enable Register 2 0170h Timer RD Output Control Register 1 0170h Timer RD Output Master Enable Register 0 00h TRDDF0 00h		Timer PC General Penister D	TRCCPD	
0130h Timer RC Control Register 2 TRCCR2 00011000b 0131h Timer RC Digital Filter Function Select Register TRCDF 00h 0132h Timer RC Output Master Enable Register TRCOER 01111111b 0133h Timer RC Trigger Control Register TRCADCR 00h 0134h Timer RD Control Expansion Register TRDECR 00h 0135h Timer RD Trigger Control Register TRDADCR 00h 0136h Timer RD Trigger Control Register TRDADCR 00h 0137h Timer RD Start Register TRDSTR 11111100b 0138h Timer RD Mode Register TRDMR 00001110b 0139h Timer RD PWM Mode Register TRDPMR 10001000b 013Ah Timer RD Function Control Register TRDFCR 10000000b 013Bh Timer RD Output Master Enable Register 1 TRDOER1 FFh 013Ch Timer RD Output Master Enable Register 2 TRDOCR 00h 013Dh Timer RD Output Control Register TRDOCR 00h 013Eh Timer RD Digital Filter Func		Timor No General Negister D	ואטטאט	
0131h Timer RC Digital Filter Function Select Register TRCDF 00h 0132h Timer RC Output Master Enable Register TRCOER 01111111b 0133h Timer RC Trigger Control Register TRCADCR 00h 0134h Timer RD Control Expansion Register TRDECR 00h 0135h Timer RD Trigger Control Register TRDADCR 00h 0136h Timer RD Trigger Control Register TRDADCR 00h 0137h Timer RD Start Register TRDSTR 11111100b 0138h Timer RD Mode Register TRDMR 00001110b 0139h Timer RD PWM Mode Register TRDPMR 10001000b 013Ah Timer RD Function Control Register TRDFCR 10000000b 013Ah Timer RD Output Master Enable Register TRDOER1 TRDOER1 FFh 013Ch Timer RD Output Master Enable Register TRDOCR 00h 013Bh Timer RD Output Master Enable Register TRDOCR 00h 013Bh Timer RD Output Master Enable Register TRDOCR 00h 013Bh Timer RD Output Master Enable Register TRDOCR 00h		Timer PC Control Pegister 2	TRCCP2	
0132h Timer RC Output Master Enable Register TRCOER 011111111b 0133h Timer RC Trigger Control Register TRCADCR 00h 0134h 0135h Timer RD Control Expansion Register TRDECR 00h 0136h Timer RD Trigger Control Register TRDADCR 00h 0137h Timer RD Start Register TRDSTR 11111100b 0138h Timer RD Mode Register TRDMR 00001110b 0139h Timer RD PWM Mode Register TRDPMR 10001000b 013Ah Timer RD Function Control Register TRDFCR 10000000b 013Bh Timer RD Output Master Enable Register 1 TRDOER1 FFh 013Ch Timer RD Output Master Enable Register 2 TRDOER2 01111111b 013Dh Timer RD Output Control Register TRDOCR 00h 013Eh Timer RD Digital Filter Function Select Register 0 TRDDF0 00h				
0133h Timer RC Trigger Control Register TRCADCR 00h 0134h 0135h Timer RD Control Expansion Register TRDECR 00h 0136h Timer RD Trigger Control Register TRDADCR 00h 0137h Timer RD Start Register TRDSTR 11111100b 0138h Timer RD Mode Register TRDMR 00001110b 0139h Timer RD PWM Mode Register TRDPMR 10001000b 013Ah Timer RD Function Control Register TRDFCR 10000000b 013Bh Timer RD Output Master Enable Register 1 TRDOER1 FFh 013Ch Timer RD Output Master Enable Register 2 TRDOER2 01111111b 013Dh Timer RD Output Control Register TRDOCR 00h 013Eh Timer RD Digital Filter Function Select Register 0 TRDDF0 00h		Ü		
0134h 0135h Timer RD Control Expansion Register TRDECR 00h 0136h Timer RD Trigger Control Register TRDADCR 00h 0137h Timer RD Start Register TRDSTR 11111100b 0138h Timer RD Mode Register TRDMR 00001110b 0139h Timer RD PWM Mode Register TRDPMR 10001000b 013Ah Timer RD Function Control Register TRDFCR 10000000b 013Bh Timer RD Output Master Enable Register 1 TRDOER1 FFh 013Ch Timer RD Output Master Enable Register 2 TRDOER2 01111111b 013Dh Timer RD Output Control Register TRDOCR 00h 013Eh Timer RD Digital Filter Function Select Register 0 TRDDF0 00h				
0135h Timer RD Control Expansion Register TRDECR 00h 0136h Timer RD Trigger Control Register TRDADCR 00h 0137h Timer RD Start Register TRDSTR 11111100b 0138h Timer RD Mode Register TRDMR 00001110b 0139h Timer RD PWM Mode Register TRDPMR 10001000b 013Ah Timer RD Function Control Register TRDFCR 10000000b 013Bh Timer RD Output Master Enable Register 1 TRDOER1 FFh 013Ch Timer RD Output Master Enable Register 2 TRDOER2 01111111b 013Dh Timer RD Output Control Register TRDOCR 00h 013Eh Timer RD Digital Filter Function Select Register 0 TRDDF0 00h		Timer No Higger Control Register	TRUADUR	UUII
0136h Timer RD Trigger Control Register TRDADCR 00h 0137h Timer RD Start Register TRDSTR 11111100b 0138h Timer RD Mode Register TRDMR 00001110b 0139h Timer RD PWM Mode Register TRDPMR 10001000b 013Ah Timer RD Function Control Register TRDFCR 10000000b 013Bh Timer RD Output Master Enable Register 1 TRDOER1 FFh 013Ch Timer RD Output Master Enable Register 2 TRDOER2 01111111b 013Dh Timer RD Output Control Register TRDOCR 00h 013Eh Timer RD Digital Filter Function Select Register 0 TRDDF0 00h		Times DD Control Evangaion Desistes	TDDECD	006
0137h Timer RD Start Register TRDSTR 11111100b 0138h Timer RD Mode Register TRDMR 00001110b 0139h Timer RD PWM Mode Register TRDPMR 10001000b 013Ah Timer RD Function Control Register TRDFCR 10000000b 013Bh Timer RD Output Master Enable Register 1 TRDOER1 FFh 013Ch Timer RD Output Master Enable Register 2 TRDOER2 01111111b 013Dh Timer RD Output Control Register TRDOCR 00h 013Eh Timer RD Digital Filter Function Select Register 0 TRDDF0 00h				
0138h Timer RD Mode Register TRDMR 00001110b 0139h Timer RD PWM Mode Register TRDPMR 10001000b 013Ah Timer RD Function Control Register TRDFCR 10000000b 013Bh Timer RD Output Master Enable Register 1 TRDOER1 FFh 013Ch Timer RD Output Master Enable Register 2 TRDOER2 01111111b 013Dh Timer RD Output Control Register TRDOCR 00h 013Eh Timer RD Digital Filter Function Select Register 0 TRDDF0 00h				
0139h Timer RD PWM Mode Register TRDPMR 10001000b 013Ah Timer RD Function Control Register TRDFCR 10000000b 013Bh Timer RD Output Master Enable Register 1 TRDOER1 FFh 013Ch Timer RD Output Master Enable Register 2 TRDOER2 01111111b 013Dh Timer RD Output Control Register TRDOCR 00h 013Eh Timer RD Digital Filter Function Select Register 0 TRDDF0 00h				
013Ah Timer RD Function Control Register TRDFCR 10000000b 013Bh Timer RD Output Master Enable Register 1 TRDOER1 FFh 013Ch Timer RD Output Master Enable Register 2 TRDOER2 01111111b 013Dh Timer RD Output Control Register TRDOCR 00h 013Eh Timer RD Digital Filter Function Select Register 0 TRDDF0 00h				
013Bh Timer RD Output Master Enable Register 1 TRDOER1 FFh 013Ch Timer RD Output Master Enable Register 2 TRDOER2 01111111b 013Dh Timer RD Output Control Register TRDOCR 00h 013Eh Timer RD Digital Filter Function Select Register 0 TRDDF0 00h				
013Ch Timer RD Output Master Enable Register 2 TRDOER2 011111111b 013Dh Timer RD Output Control Register TRDOCR 00h 013Eh Timer RD Digital Filter Function Select Register 0 TRDDF0 00h				
013Dh Timer RD Output Control Register TRDOCR 00h 013Eh Timer RD Digital Filter Function Select Register 0 TRDDF0 00h				
013Eh Timer RD Digital Filter Function Select Register 0 TRDDF0 00h				
013Eh Timer RD Digital Filter Function Select Register 0 TRDDF0 00h 013Fh Timer RD Digital Filter Function Select Register 1 TRDDF1 00h	013Dh			00h
013Fh Timer RD Digital Filter Function Select Register 1 TRDDF1 00h	013Eh	Timer RD Digital Filter Function Select Register 0		00h
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	013Fh	Timer RD Digital Filter Function Select Register 1	TRDDF1	00h

X: Undefined
Note:

1. Blank spaces are reserved. No access is allowed.

SFR Information (8) (1) Table 4.8

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h	1		XXh
01C2h	1		0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C3h	Address Match Interrupt Enable Register 0	RMAD1	XXh
	Address Match Interrupt Register 1	KWADI	
01C5h	4		XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D0h	-		
01D111			
01D2h 01D3h	+		
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh	-		
01DEn			
	Part DO Dull Ha Cantral Davistan	DODLID	0.01-
01E0h	Port P0 Pull-Up Control Register	POPUR	00h
01E1h	Port P1 Pull-Up Control Register	P1PUR	00h
01E2h	Port P2 Pull-Up Control Register	P2PUR	00h
01E3h	Port P3 Pull-Up Control Register	P3PUR	00h
01E4h	Port P4 Pull-Up Control Register	P4PUR	00h
01E5h	Port P5 Pull-Up Control Register	P5PUR	00h
01E6h	Port P6 Pull-Up Control Register	P6PUR	00h
01E7h	Port P7 Pull-Up Control Register	P7PUR	00h
01E8h		-	
01E9h			
01EAh	Port 10 Pull-Up Control Register	P10PUR	00h
		P11PUR	
01EBh	Port 11 Pull-Up Control Register		00h
01ECh	Port 12 Pull-Up Control Register	P12PUR	00h
01EDh	Port 13 Pull-Up Control Register	P13PUR	00h
01EEh			
01EFh			
01F0h	Port P10 Drive Capacity Control Register	P10DRR	00h
01F1h	Port P11 Drive Capacity Control Register	P11DRR	00h
01F2h	<u> </u>		
01F3h			
01F4h			
01F5h	Input Threshold Control Register 0	VLT0	00h
	Input Threshold Control Register 1	VLT1	
01F6h			00h
01F7h	Input Threshold Control Register 2	VLT2	00h
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	External Input Enable Register 1	INTEN1	00h
	INT Input Filter Select Register 0	INTF	00h
01FCh			
01FCh 01FDh		INTF1	00h
01FCh 01FDh 01FEh	INT Input Filter Select Register 1 Key Input Enable Register 0	INTF1 KIEN	00h 00h

X: Undefined
Note:
1. Blank spaces are reserved. No access is allowed.

SFR Information (13) (1) **Table 4.13**

A -1 -1	Devictor	O mark at	After Deset
Address	Register	Symbol	After Reset
2C00h 2C01h	DTC Transfer Vector Area		XXh XXh
2C01h	DTC Transfer Vector Area DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h	1		XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh	-		XXh
2C5Ch	-		XXh
2C5Dh	-		XXh
2C5Eh	-		XXh
2C5Fh	DTC Control Date 4	DTODA	XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h	-		XXh
2C62h	-		XXh
2C63h	-		XXh
2C64h	-		XXh
2C65h	-		XXh
2C66h	-		XXh
2C67h	DTC Control Data 5	DTODE	XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h	-		XXh
2C6Ah	-		XXh
2C6Bh	-		XXh
2C6Ch	-		XXh
2C6Dh	-		XXh
2C6Eh	-		XXh XXh
2C6Fh			

X: Undefined Note: 1. Blank spaces are reserved. No access is allowed.

SFR Information (14) (1) **Table 4.14**

Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			
			XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h			XXh
	1		
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h	1		XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h	D TO COMMON DATA 3	D1003	XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
	DTC Control Data 10	DICDIO	
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
	DTO 0 + 1D + 11	270244	
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch	1		XXh
2C9Dh	1		XXh
2C9Eh			XXh
2C9Fh	DT0 0 ID		XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h			XXh
2CA2h			XXh
2CA3h	1		XXh
2CA4h			XXh
2CA4II			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh	1		XXh
2CABh	1		XXh
	I .		XXh
2CACh	4		100
2CADh			XXh
			XXh XXh

X: Undefined
Note:

1. Blank spaces are reserved. No access is allowed.

5.2 **Recommended Operating Conditions**

Recommended Operating Conditions (VCC = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless Table 5.2 otherwise specified.)

Symbol	Parameter			Conditions		Unit			
•					Conditions	Min.	Тур.	Max.	
	Supply voltage					1.8	_	5.5	V
	Supply voltage					_	0		V
VIH	Input "H" voltage	Other th	nan CMOS ir	nput	4.0 V ≤ Vcc ≤ 5.5 V	0.8 Vcc	_	Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0.8 Vcc	_	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.9 Vcc	_	Vcc	V
		CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc		Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0.55 Vcc		Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0.65 Vcc		Vcc	V
			(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	_	Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	_	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	_	Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	_	Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc		Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	_	Vcc	V
VIL	Input "L" voltage	Other th	an CMOS ir	nput	4.0 V ≤ Vcc ≤ 5.5 V	0		0.2 Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0	_	0.2 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	_	0.05 Vcc	V
		CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.2 Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.2 Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0		0.2 Vcc	V
			(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0		0.4 Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0		0.3 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.55 Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.45 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	_	0.35 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of	all pins Iон(р	peak)		_	_	-160	mA
IOH(sum)	Average sum output "H" current	Sum of	all pins IOH(a	avg)		_	_	-80	mA
IOH(peak)	Peak output "H"	Port P1	0, P11 ⁽²⁾			_		-40	mA
/	current	Other p					_	-10	mA
IOH(avg)	Average output		0, P11 ⁽²⁾				_	-20	mA
(9)	"H" current (1)	Other p						-5	mA
IOL(sum)	Peak sum output		all pins lo _{L(p}	eak)		_	_	160	mA
	"L" current								
IOL(sum)	Average sum output "L" current	Sum of	all pins IOL(a	vg)		_	_	80	mA
IOL(peak)	Peak output "L"	Port P1	0, P11 ⁽²⁾			_	_	40	mA
	current	Other p	ins			_	_	10	mA
IOL(avg)	Average output	Port P1	0, P11 ⁽²⁾			_	_	20	mA
	"L" current (1)	Other p	ins				_	5	mA
f(XIN)	XIN clock input os				2.7 V ≤ Vcc ≤ 5.5 V			20	MHz
					1.8 V ≤ Vcc < 2.7 V	_		5	MHz
f(XCIN)	XCIN clock input	oscillatio	n frequency		1.8 V ≤ Vcc ≤ 5.5 V	_	32.768	50	kHz
fOCO40M	When used as the timer RG (3)	e count s	ource for tim	ner RC, timer RD, or	2.7 V ≤ Vcc ≤ 5.5 V	32	_	40	MHz
fOCO-F	fOCO-F frequency	V			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
		,			1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
_	System clock free	iuencv			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
		, ,			1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
,	CPU clock freque	ncv			2.7 V ≤ Vcc ≤ 5.5 V	\vdash	_	20	MHz
f(BCLK)						1	1		12

- The average output current indicates the average value of current measured during 100 ms.
- This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies. fOCO40M can be used as the count source for timer RC, timer RD, or timer RG in the range of Vcc = 2.7 V to 5.5V.




Figure 5.1 Ports P0 to P4, P5_0 to P5_3, P6, P7, P10, P11, P12_0 to P12_3, and P13 Timing Measurement Circuit

Table 5.6 Flash Memory (Program ROM) Characteristics (Vcc = 2.7 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.)

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic
_	Program/erase endurance (1)		1,000 (2)	_	_	times
_	Byte program time		_	80	500	μS
_	Block erase time		_	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_	5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	_	ms
_	Time from suspend until erase restart		_	_	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		_	_	30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		0	_	60	°C
_	Data hold time (6)	Ambient temperature = 55°C	20	_	_	year

- 1. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 6. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.8 Voltage Detection 0 Circuit Characteristics (Vcc = 1.8 to 5.5 V and $T_{opr} = -20$ to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level Vdet0_0 (1)		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 (1)		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 (1)		2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 (1)		3.55	3.80	4.05	V
_	Voltage detection 0 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet0_0 – 0.1) V	_	6	150	μS
_	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	1.5	_	μА
td(E-A)	Waiting time until voltage detection circuit operation starts (2)		ı	_	100	μS

- 1. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 3. Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.

Table 5.9 Voltage Detection 1 Circuit Characteristics (VCC = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level Vdet1_0 (1)	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 (1)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 (1)	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 (1)	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (1)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 (1)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 (1)	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level Vdet1_7 (1)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 (1)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level Vdet1_9 (1)	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level Vdet1_A (1)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B (1)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C (1)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level Vdet1_D (1)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level Vdet1_E (1)	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F (1)	At the falling of Vcc	4.20	4.45	4.75	V
_	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	_	0.07	_	V
		Vdet1_6 to Vdet1_F selected	_	0.10	_	V
_	Voltage detection 1 circuit response time (2)	At the falling of Vcc from 5 V to (Vdet1_0 – 0.1) V	_	60	150	μS
_	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	_	1.7	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		_	_	100	μS

- 1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.



Table 5.10 Voltage Detection 2 Circuit Characteristics (Vcc = 1.8 to 5.5 V and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Cumbal	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level Vdet2_0	At the falling of Vcc	3.70	4.00	4.30	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit			0.10	_	V
_	Voltage detection 2 circuit response time (1)	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	_	20	150	μS
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	_	1.7	_	μА
td(E-A)	Waiting time until voltage detection circuit operation starts (2)		_	_	100	μS


- 1. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 2. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.11 Power-on Reset Circuit Characteristics ⁽¹⁾
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Unit		
	Falamete	Condition	Min.	Тур.	Max.	Offic
trth	External power Vcc rise gradient		0		50000	mV/msec

Note:

1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



- Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit in the User's Manual: Hardware for details.
- 2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Characteristics

Table 5.15 LCD Drive Control Circuit Characteristics (Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Cumbal	Parameter	Condition		Unit			
Symbol	Parameter	Condition	Min.	Тур.	Max.	Uniil	
VLCD	LCD power supply voltage	VLCD = VL4	2.2	_	5.5	V	
VL3	VL3 voltage		VL2	_	VL4	V	
VL2	VL2 voltage	R8C/L35C	VL1	_	VL4	V	
		R8C/L36C, R8C/L38C, R8C/L3AC	VL1	_	VL3	V	
VL1	VL1 voltage		1	_	VL2 (3)	V	
_	VL1 internally-generated voltage accuracy (1)		Setting voltage –0.2	Setting voltage	Setting voltage +0.2	V	
f(FR)	Frame frequency		50		180	Hz	
ILCD	LCD drive control circuit current		_	(Note 2)	_	μА	

- 1. The voltage is selected with bits LVLS0 to LVLS3 in the LCR1 register.
- 2. Refer to Table 5.18 DC Characteristics (2), Table 5.20 DC Characteristics (4), and Table 5.22 DC Characteristics (6).
- 3. The VL1 voltage should be VCC or below.

Table 5.16 Power-Off Mode Characteristics (Vcc = 2.2 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Unit		
	Farantelei	Condition	Min.	Тур.	Max.	Offic
_	Power-off mode operating supply voltage		2.2	_	5.5	V

Table 5.18 DC Characteristics (2) [4.0 $V \le Vcc \le 5.5 V$] (Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.)

								Condition		S	tanda	rd	l
Symbol	l Parameter		Oscillation Circuit			On-Chip Oscillator C		Low-Power-	O.I.		Тур.		Uni
•			XIN (2)	XCIN	High-Speed (fOCO-F)	Low- Speed	Clock	Consumption Setting	Other	Min.	(3)	Max.	
cc	Power supply	High- speed	20 MHz	Off	Off	125 kHz	No division	_		_	7.0	15	m/
	current (1)	clock mode	16 MHz	Off	Off	125 kHz	No division	_		_	5.6	12.5	m
			10 MHz	Off	Off	125 kHz	No division	_		_	3.6	_	m
			20 MHz	Off	Off	125 kHz	Divide- by-8	_		+-	3.0	_	m/
			16	Off	Off	125	Divide-	_		-	2.2	_	m/
			MHz 10	Off	Off	125	by-8 Divide-	_		+-	1.5	_	m/
		High-	MHz Off	Off	20 MHz	125	by-8 No	_		-	7.0	15	m/
		speed on-chip	Off	Off	20 MHz	kHz 125	division Divide-	_		 	3.0	_	m/
		oscillator mode	Off	Off	4 MHz	kHz 125 kHz	by-8 Divide- by-16	MSTIIC = 1 MSTTRD = 1 MSTTRC = 1		_	1	_	mA
		Low- speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide- by-8	MSTTRG = 1 FMR27 = 1 VCA20 = 0		_	90	400	μΑ
		Low- speed	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0		_	100	400	μΑ
		clock mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM	_	55	_	μΑ
		Wait mode	Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock operation	-	15	100	μΑ
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	_	4	90	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed circuit (4) Peripheral clock off Timer RE operation in real-time clock mode labeled and circuit (5) When external division resistors are used LCD drive control circuit (5) When the internal	 -	7	_	μΑ
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	voltage multiplier is use While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode	_	3.5	_	μA
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	-	2.0	5.0	μA
			Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	_	15	_	μA
		Power-	Off	Off	Off	Off	_	_	Topr = 25°C	_	0.02	0.2	μΑ
Notes:		off mode	Off	Off	Off	Off	_	_	Topr = 85°C	_	0.4	_	μ

- Vcc = 4.0 V to 5.5 V, single chip mode, output pins are open, and other pins are Vss.
 XIN is set to square wave input.
- Vcc = 5.0 V
- 4. VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.
- 5. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open.

Table 5.20 DC Characteristics (4) [2.7 $V \le Vcc < 4.0 V$] (Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.)

Cum-lI								Condition			U	tanda	iu	
Symbol	Parameter			llation cuit	On-Cl Oscilla	ator	CPU	Low-Power- Consumption	(Other	Min.	Тур.	Max.	Unit
			XIN (2)	XCIN	High-Speed (fOCO-F)	Low- Speed	Clock	Setting		5.1101		(3)	wax.	
Icc	Power supply current (1)	High- speed	20 MHz	Off	Off	125 kHz	No division	_			_	7.0	14.5	mA
		clock mode	10 MHz	Off	Off	125 kHz	No division	_			_	3.6	10	mA
			20 MHz	Off	Off	125 kHz	Divide- by-8	_			_	3.0	_	mA
			10 MHz	Off	Off	125 kHz	Divide- by-8	_			_	1.5	_	mA
		High- speed	Off	Off	20 MHz	125 kHz	No division	_			_	7.0	14.5	mA
		on-chip oscillator	Off	Off	20 MHz	125 kHz	Divide- by-8	_			_	3.0	_	mA
		mode	Off	Off	10 MHz	125	No division	_			_	4.0	_	mA
			Off	Off	10 MHz	125	Divide- by-8	_			_	1.7	-	mA
			Off	Off	4 MHz	125	Divide- by-16	MSTIIC = 1 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1			_	1	_	mA
		Low- speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide- by-8	FMR27 = 1 VCA20 = 0			_	85	390	μА
		Low- speed	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0			_	90	400	μА
		clock mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation of	on RAM	_	50	_	μА
		Wait mode	Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instru Peripheral clock ope		_	15	90	μА
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instru Peripheral clock off	ction is executed	_	5	80	μА
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1	While a WAIT instruction is executed Peripheral clock off Timer RE operation	LCD drive control circuit ⁽⁴⁾ When external division resistors are used	_	5	_	μΑ
								CM01 = 0	in real-time clock mode	LCD drive control circuit ⁽⁵⁾ When the internal voltage multiplier is used	_	11	_	μА
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instru- Peripheral clock off Timer RE operation	ction is executed in real-time clock mode	_	3.5		μА
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off		_	2	5.0	μА
			Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off		_	13.0		μА
		Power-	Off	Off	Off	Off	1	_	Topr = 25°C		1	0.02	0.2	μА

- Vcc = 2.7 V to 4.0 V, single chip mode, output pins are open, and other pins are Vss.
- 2. XIN is set to square wave input.
- 4. VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment
- and common output pins are open. The standard value does not include the current that flows through external division resistors. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open.




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)

Table 5.24 Timing Requirements of I²C bus Interface $^{(1)}$ (Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Cumbal	Dorometer	Condition	St	Standard				
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit		
tscl	SCL input cycle time		12tcyc + 600 (1)	_	_	ns		
tsclh	SCL input "H" width		3tcyc + 300 (1)	_	_	ns		
tscll	SCL input "L" width		5tcyc + 500 (1)	_	_	ns		
tsf	SCL, SDA input fall time		_	_	300	ns		
tsp	SCL, SDA input spike pulse rejection time		_	_	1tcyc (1)	ns		
tBUF	SDA input bus-free time		5tcyc (1)	_	_	ns		
tstah	Start condition input hold time		3tcyc (1)	_	_	ns		
tstas	Retransmit start condition input setup time		3tcyc (1)	_	_	ns		
tstop	Stop condition input setup time		3tcyc (1)	_	_	ns		
tsdas	Data input setup time		1tcyc + 40 (1)	_	_	ns		
tsdah	Data input hold time		10	_	_	ns		

1. 1 tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I²C bus Interface

