

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Details	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	68
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l38acnfa-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	r								-																-							
_					SC C									Grou	•							Grou							C C		•	
Programmable		Т	otal	: 41	I/O) pin	IS			Т	otal	: 52	I/C) pin	S			Т	otal	: 68	I/O) pin	IS			Т	otal	: 88	I/O	pin	s	
I/O Port	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
P0	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~
P1	-	Ι	Ι	-	-	-	-	-	-	-	-	-	-	-	Ι	-	-	Ι	-	Ι	~	~	~	~	~	~	~	~	~	~	~	~
P2	~	~	~	~	-	-	-	-	~	~	~	~	-	-	Ι	-	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~
P3	-	1	1	-	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	\checkmark	~
P4	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	\checkmark	~
P5	-	1	1	-	-	-	-	-	-	-	-	-	-	-	1	-	-	1	-	1	1	-	-	-	-	-	-	I	~	~	\checkmark	~
P6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~
P7	~	~	~	~	-	-	-	-	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	\checkmark	~
P10	-	Ι	Ι	-	-	-	-	-	-	-	-	-	-	-	Ι	-	-	Ι	-	Ι	Ι	-	-	-	~	~	~	~	~	~	~	~
P11	-	-	-	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~
P12	-	-	-	-	~	~	~	~	-	-	-	-	~	~	~	~	-	1	-	-	~	~	~	~	-	-	-	-	~	~	~	~
P13	-	-	-	-	~	~	~	~	-	-	-	-	~	~	~	~	-	1	-	-	\checkmark	~	~	~	~	~	~	~	~	~	\checkmark	\checkmark

Table 1.2 Programmable I/O Ports Provided for Each Group

Notes:

1. The symbol " \checkmark " indicates a programmable I/O port.

2. The symbol "-" indicates the settings should be made as follows:

- Set 1 to the corresponding bits in the PDi (i = 1 to 3, 5 to 7, and 10 to 13) register.

- Set 0 to the corresponding bits in the Pi (i = 1 to 3, 5 to 7, and 10 to 13) register.

- Set 0 to the corresponding bits in the P10DRR or P11DRR register.

Table 1.3 LCD Display Function Pins Provided for Each Group

				00		о р .	~,				•••		• • •		400						~ ~											
Shared		•			Gro	•				_		6C		•				~		8C		•				•			Gro			
I/O Port					itput tput:								•		ax. 8 x. 3						•	: Ma Ma									ax. 8 ax. 5	
																		_			_								<u> </u>			
P0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0
P1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SEG 11	SEG 10	SEG 9	SEG 8	SEG 15	SEG 14	SEG 13	SEG 12	SEG 11	SEG 10	SEG 9	SEG 8
P2	SEG 23	SEG 22	SEG 21	SEG 20	-	-	-	-	SEG 23	SEG 22	SEG 21	SEG 20	-	-	-	-	SEG 23	SEG 22	SEG 21	SEG 20	SEG 19	SEG 18	SEG 17	SEG 16	SEG 23	SEG 22	SEG 21	SEG 20	SEG 19	SEG 18	SEG 17	SEG 16
P3	-	-	-	-	SEG 27	SEG 26	SEG 25	SEG 24	SEG 31	SEG 30	SEG 29	SEG 28	SEG 27	SEG 26	SEG 25	SEG 24	SEG 31	SEG 30	SEG 29	SEG 28	SEG 27	SEG 26	SEG 25	SEG 24	SEG 31	SEG 30	SEG 29	SEG 28	SEG 27	SEG 26	SEG 25	SEG 24
P4	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32
P5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SEG 43	SEG 42	SEG 41	SEG 40
P6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SEG 51	SEG 50	SEG 49	SEG 48	SEG 47	SEG 46	SEG 45	SEG 44	SEG 51	SEG 50	SEG 49	SEG 48	SEG 47	SEG 46	SEG 45	SEG 44
P7	COM 0	COM 1	COM 2	COM 3	-	-	-	-	COM 0	COM 1	COM 2	COM 3	SEG 55	SEG 54	SEG 53	SEG 52	COM 0	COM 1	COM 2	COM 3	SEG 55	SEG 54	SEG 53	SEG 52	COM 0	COM 1	COM 2	COM 3	SEG 55	SEG 54	SEG 53	SEG 52
P12	-	-	I	-	CL2	CL1	-	-	-	I	I	-	CL2	CL1	I	-	-	I	-	I	CL2	CL1	I	I	-	-	-	-	CL2	CL1	-	-
-				V	L1							V	L1							VI	_1							VI	_1			
-				V	L2							V	_2							VI	_2							VI	L2			
_				-	_							V	_3							VI	_3							VI	∟3			
				V	L4							V	_4							VI	_4							VI	L4			

Notes:

1. The symbol "-" indicates there is no LCD display function. Set the corresponding bits in registers LSE1 to LSE3, LSE5 to LSE7 to 0 for these pins.

2. SEG52 to SEG55 can be used as COM7 to COM4.

The R8C/L35C Group does not have pins SEG52 to SEG55, so 1/8 duty cannot be selected.

3. The R8C/L35C Group does not have the VL3 pin, so 1/4 bias cannot be selected. When the internal voltage multiplier is used, 1/2 bias cannot also be selected.



1. Overview

Current of Apr 2011

		-			
Part No.	Internal RC	M Capacity	Internal RAM	Package Type	Remarks
Fait NO.	Program ROM	Data Flash	Capacity	Fackage Type	Remarks
R5F2L387CNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	N Version
R5F2L387CNFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A	
R5F2L388CNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2L388CNFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A	
R5F2L38ACNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38ACNFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L38CCNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38CCNFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L387CDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	D Version
R5F2L387CDFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A	
R5F2L388CDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2L388CDFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A	
R5F2L38ACDFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38ACDFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	1
R5F2L38CCDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	1
R5F2L38CCDFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	1








Figure 1.3 Correspondence of Part No., with Memory Size and Package of R8C/L38C Group













L3B L3B L3B L3B L3B Pin Pin Pin Interrupt Timer Iserial SSU Pic Dot Dot Struct B Concerner, or	Р	in Num	nber					I/O	Pin Functions	for Per	ipheral	Modules	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		L38C	L36C	L35C		Port	Interrupt	Timer		SSU		D/A Converter,	LCD drive control circuit
3 [5] 2 63 1 P13_1 TXD0 AN1/DA1 4 [6] 3 64 2 P13_0 AN0/DA0 AN0/DA0 5 [7] 4 1 3 WKUP6 AN0/DA0 AN0/DA0 6 [8] 5 2 4 VREF An0/DA0 AN0/DA0 7 [9] 6 3 5 MODE An0/DA0 An0/DA0 9[10] 7 4 6 XCIN An0/DA0 An0/DA0 9[11] 8 5 7 XCOUT An0/DA0 An0/DA0 10 [12] 9 6 8 RESET AN0/DA0 An0/DA0 11[13] 10 7 9 XOUT P12_0 An0/C An0/C 14 [16] 13 10 12 AVCC ANCC An0/C An0/C 16 [18] 15 12 P11_7 (INT5) TRAO An0/DA0 19 [21] 18 15 14	1 [3]	80	61	51		P13_3			CLK0				
4 [6] 3 64 2 P13_0 AN0DA0 5 [7] 4 1 3 WRUP5 AN0DA0 AN0DA0 6 [8] 5 2 4 VREF AnonA AnonA 7 [9] 6 3 5 MODE AnonA AnonA 8 [10] 7 4 6 XCN AnonA AnonA 9 [11] 8 5 7 XCOUT AnonA AnonA 10 [12] 9 6 8 RESET AnonA AnonA 11 [13] 10 7 9 XOUT P12_0 AnonA AnonA 13 [16] 12 9 11 XIN P12_0 AnonA AnonA 14 [16] 13 10 12 VCC AnonA AnonA AnonA 15 [17] 14 11 P11_7 (INT7) TREO AnonA AnonA 16 [18] 15 12 P11_6 (INT4) TRAIO AnonA AnonA 19 [21] 18 15	2 [4]	1	62	52		P13_2			RXD0			AN2	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	3 [5]	2	63	1		P13_1			TXD0			AN1/DA1	
618 5 2 4 VREP <	4 [6]	3	64	2		P13_0						AN0/DA0	
7 [9] 6 3 5 MODE Image: constraint of the second	5 [7]	4	1	3	WKUP0								
8 [10] 7 4 6 XCIN													
9 [11] 8 5 7 XCOUT													
$\begin{array}{c c c c c c c c c c c c c c c c c c c $													
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$													
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						D (a (
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	11 [13]	10	1	9		P12_1							
14 16 12 VCC/ AVCC VCC/ AVCC VCC/ AVCC VCC/ (INT7) TRE0 Image: Constraint of the state of the	12 [14]	11	8	10									
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	13 [15]	12	9	11		P12_0							
16 [18] 15 12 P11_6 (INT5) TRB0 Image: Constraint of the state	14 [16]	13	10	12									
17 [19] 16 13 P11_5 (INT5) TRAO Image: constraint of the state of	15 [17]	14	11			P11_7	(INT7)	TREO				(ADTRG)	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	16 [18]	15	12			P11_6	(INT6)	TRBO					
19 [21] 18 15 14 P11_3 (INT3) (CTS2/RTS2) SCS IVCMP3 20 [22] 19 16 15 P11_2 (INT2) (RXD2/SCL2/ TXD2/SDA2) SSO SDA IVREF3 21 [23] 20 17 16 P11_1 (INT1) (RXD2/SCL2/ TXD2/SDA2) SSI IVCMP1 22 [24] 21 18 17 P11_0 (INT0) (CLK2) SSK SCL IVREF1 23 [25] 2 P10_7 (KI6) (TRDIOC1) 2 2 2 2 1 RXD2/SCL2/ TXD2/SDA2) SSI IVCMP1 24 [26] 2 P10_7 (KI7) (TRDIOC1) 2 2 2 1 2 2 1 2 2 2 1 2 2 2 1 2 2 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 <td>17 [19]</td> <td>16</td> <td>13</td> <td></td> <td></td> <td>P11_5</td> <td>(INT5)</td> <td>TRAO</td> <td></td> <td></td> <td></td> <td></td> <td></td>	17 [19]	16	13			P11_5	(INT5)	TRAO					
20 [22] 19 16 15 P11_2 (iNTe) (RXD2/SCL2/ TXD2/SDA2) SSO SDA IVREF3 21 [23] 20 17 16 P11_1 (iNT1) (RXD2/SCL2/ TXD2/SDA2) SSI IVREF3 22 [24] 21 18 17 P11_0 (iNT0) (CLK2) SSK SCL IVREF1 23 [25] 2 P10_7 (KI7) (TRDIOD1) 2 2 2 SSC SCL IVREF1 24 [26] 2 P10_5 (KI5) (TRDIOD1) 2 2 2 2 2 10 P10_5 (KI7) 100011 2 2 2 2 2 2 10 P10_5 (KI3) 100011 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	18 [20]	17	14	13		P11_4	(INT4)	TRAIO	(RXD0)				
20 [22] 19 16 15 P11_2 (INT2) TXD2/SDA2 SS0 SDA INREF3 21 [23] 20 17 16 P11_1 (INT1) (RXD2/SCL2/ TXD2/SDA2) SSI IVCMP1 22 [24] 21 18 17 P10_0 (INT0) (CLK2) SSK SCL IVREF1 23 [25] I P10_7 (KI7) (TRDIOD1) Image: Similar Simila	19 [21]	18	15	14		P11_3	(INT3)			SCS		IVCMP3	
21 [23] 20 17 16 P11_1 (INT1) TXD2/SDA2) SS1 IVCMP1 22 [24] 21 18 17 P11_0 (INT0) (CLK2) SSCK SCL IVREF1 23 [25] 2 2 P10_7 (Ki7) (TRDIOD1) 2 2 2 24 [26] 2 P10_6 (Ki6) (TRDIOC1) 2 2 2 25 [27] 2 P10_5 (Ki5) (TRDIOB1) 2 2 2 26 [28] 2 P10_4 (Ki4) (TRDIOA1) 2 2 2 27 [29] 2 P10_2 (Ki3) (TRDIOA0) 2 2 2 28 [30] 2 P10_1 (Ki1) (TRDIOB0) 2 2 2 30 [32] 2 P10_0 (Ki0) (TRDIOA0/ TRDCLK) 2 2 2 2 31 [33] 22 19 18 P7_7 2 2 2 2 31 [33] 24 21 20 P7_5 2 2	20 [22]	19	16	15		P11_2	(INT2)		TXD2/SDA2)	SSO	SDA	IVREF3	
23 [25] Image: Constraint of the const	21 [23]	20	17	16		P11_1	(INT1)			SSI		IVCMP1	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	22 [24]	21	18	17		P11_0	(INT0)		(CLK2)	SSCK	SCL	IVREF1	
$25 [27]$ 1 $P10_5$ $(\overline{KI5})$ $(TRDIOB1)$ 1 1 $26 [28]$ 1 $P10_4$ $(\overline{KI4})$ $(TRDIOA1)$ 1 1 $27 [29]$ 1 $P10_3$ $(\overline{KI3})$ $(TRDIOD0)$ 1 1 $28 [30]$ 1 $P10_2$ $(\overline{KI2})$ $(TRDIOC0)$ 1 1 $29 [31]$ 1 $P10_1$ $(\overline{KI1})$ $(TRDIOA0/TRDICK)$ 1 1 $30 [32]$ 1 $P10_0$ $(\overline{KI0})$ $(TRDIOA0/TRDICK)$ 1 1 $31 [33]$ 22 19 18 $P7_7$ 1 0 0 $31 [33]$ 22 19 18 $P7_7$ 0 0 0 $31 [33]$ 22 19 $P7_76$ 0 0 0 0 $33 [35]$ 24 21 20 $P7_75$ 0 0 0 $34 [36]$ 25 22 21 $P7_74$ 0 0 0 $35 [37]$	23 [25]					P10_7	(KI7)	(TRDIOD1)					
26 [28] P10_4 (Ki3) (TRDIOA1) Image: constraint of the state of the st	24 [26]					P10_6	(Kl6)	(TRDIOC1)					
27 [29] P10_3 (KI3) (TRDIOD0) P10_2 28 [30] P10_2 (KI2) (TRDIOC0) P10_2 29 [31] P10_1 (KI1) (TRDIOB0) P10_3 30 [32] P10_0 (KI0) (TRDIOA0/ TRDIOA0/ TRDICLK) P10_0 COM 31 [33] 22 19 18 P7_7 COM COM 32 [34] 23 20 19 P7_6 COM COM 33 [35] 24 21 20 P7_5 COM COM 34 [36] 25 22 21 P7_4 COM SEG SEG 35 [37] 26 23 P7_3 SEG SEG SEG	25 [27]					P10_5	(KI5)	(TRDIOB1)					
28 [30] P10_2 (Ki2) (TRDIOCO) P10_2 29 [31] P10_1 (KI1) (TRDIOBO) P10_3 30 [32] P10_0 (KI0) (TRDIOAO/ TRDIOAO/ TRDICLK) P10_0 (COM TRDICAO/ TRDICLK) 31 [33] 22 19 18 P7_7 COM COM 32 [34] 23 20 19 P7_6 COM COM 33 [35] 24 21 20 P7_5 COM COM 34 [36] 25 22 21 P7_4 COM COM 35 [37] 26 23 P7_3 SEG SEG SEG 26 [38] 27 24 P7_2 P7_3 SEG SEG	26 [28]					P10_4	(KI4)	(TRDIOA1)					
29 [31] P10_1 (KI) (TRDIOB0) P10_1 30 [32] P10_0 (KI) (TRDIOA0/ TRDCLK) COM 31 [33] 22 19 18 P7_7 COM 32 [34] 23 20 19 P7_6 COM 33 [35] 24 21 20 P7_5 COM 34 [36] 25 22 21 P7_4 COM 35 [37] 26 23 P7_3 SEG SEG 36 [38] 27 24 P7_2 SEG SEG	27 [29]					P10_3	(KI3)	(TRDIOD0)					
30 [32] P10_0 (KI0) (TRDIOA0/ TRDCLK) COM 31 [33] 22 19 18 P7_7 COM 32 [34] 23 20 19 P7_6 COM 33 [35] 24 21 20 P7_5 COM 34 [36] 25 22 21 P7_4 COM 35 [37] 26 23 P7_3 SEG COM 36 [38] 27 24 P7_2 P7_3 SEG	28 [30]					P10_2	(KI2)	(TRDIOC0)					
30 [32] - - P10_0 (Kl0) TRDCLK) - - COM 31 [33] 22 19 18 P7_7 - - COM 32 [34] 23 20 19 P7_6 - - COM 33 [35] 24 21 20 P7_5 - COM 34 [36] 25 22 21 P7_4 - COM 35 [37] 26 23 P7_3 - SEG COM 36 [38] 27 24 P7_2 P7_3 SEG SEG	29 [31]					P10_1	(KI1)						
32 [34] 23 20 19 P7_6 COM 33 [35] 24 21 20 P7_5 COM 34 [36] 25 22 21 P7_4 COM 35 [37] 26 23 P7_3 SEG COM 36 [38] 27 24 P7_2 SEG SEG	30 [32]					P10_0	(KI0)						
33 [35] 24 21 20 P7_5 COM 34 [36] 25 22 21 P7_4 COM 35 [37] 26 23 P7_3 SEG COM 36 [38] 27 24 P7_2 SEG SEG													COM0
34 [36] 25 22 21 P7_4 COM 35 [37] 26 23 P7_3 SEG COM 36 [38] 27 24 P7_2 SEG SEG													COM1
35 [37] 26 23 P7_3 SEG COM 36 [38] 27 24 P7_2 SEG													COM2
35 [37] 26 23 P7_3 COM 36 [38] 27 24 P7_2 SEG				21									COM3 SEG55/
	35 [37]	26	23			P7_3							COM4
	36 [38]	27	24			P7_2							SEG54/ COM5
	37 [39]	28	25			P7_1							SEG53/ COM6
	38 [40]	29	26			P7_0							SEG52/ COM7
	39 [41]	30				P6_7		TRDIOD1					SEG51

Pin Name Information by Pin Number (1) Table 1.11

Notes:

The pin in parentheses can be assigned by a program.
 The number in brackets indicates the pin number for the 100P6F package.

P	'in Nun	nber				İ	I/O	Pin Functions	for Per	ipheral	Modules	
L3AC (Note 2)	L38C	L36C	L35C	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter, Comparator B	LCD drive control circuit
85 [87]	68	49	40		P0_5						AN9	SEG5
86 [88]	69	50	41		P0_4						AN8	SEG4
87 [89]	70	51	42		P0_3						AN7	SEG3
88 [90]	71	52	43		P0_2						AN6	SEG2
89 [91]	72	53	44		P0_1						AN5	SEG1
90 [92]	73	54	45		P0_0						AN4	SEG0
91 [93]	74	55	46									VL1
92 [94]	75	56	47									VL2
93 [95]	76	57										VL3
94 [96]	77	58	48		P12_3							CL2
95 [97]	78	59	49		P12_2							CL1
96 [98]	79	60	50									VL4
97 [99]					P13_7		TRGCLKB				AN19	
98 [100]					P13_6		TRGIOB				AN18	
99 [1]					P13_5		TRGCLKA				AN17	
100 [2]					P13_4		TRGIOA				AN16	

Pin Name Information by Pin Number (3) Table 1.13

Notes:

The pin in parentheses can be assigned by a program.
 The number in brackets indicates the pin number for the 100P6F package.



1.5 Pin Functions

Tables 1.14 and 1.15 list Pin Functions for R8C/L3AC Group.

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	-	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	-	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Driving this pin low resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
Power-off mode exit input	WKUP0	I	This pin is provided for input to exit the mode used in power-off mode. Connect to VSS when not using power-off mode.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic oscillator or a crystal oscillator between pins
XIN clock output	XOUT	0	XIN and XOUT. $^{(1)}$ To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between pins XCIN and XCOUT. ⁽¹⁾
XCIN clock output	XCOUT	0	To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INT0 to INT7	I	INT interrupt input pins.
Key input interrupt	KI0 to KI7	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	Ι	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Timer RE	TREO	0	Divided clock output pin
Timer RG	TRGCLKA, TRGCLKB	Ι	Timer RG input pins
	TRGIOA, TRGIOB	I/O	Timer RG I/O pins
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	Ι	Serial data input pins
	TXD0, TXD1, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin

Table 1.14Pin Functions for R8C/L3AC Group (1)

I: Input O: Output I/O: Input and output

Note:

1. Contact the oscillator manufacturer for oscillation characteristics.



2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



Table 4.6	SFR Informat	tion (6) ⁽¹⁾
-----------	--------------	-------------------------

Asistan	De sister	O: male al	After Deset
Address	Register	Symbol	After Reset
0140h	Timer RD Control Register 0		00h
0141h 0142h	Timer RD I/O Control Register A0 Timer RD I/O Control Register C0	TRDIORA0 TRDIORC0	10001000b 10001000b
0142h 0143h	Timer RD I/O Control Register C0	TRDIORCO	10001000b
0143h 0144h	Timer RD Status Register 0	TRDSR0	11100000b
0144h 0145h	Timer RD PWM Mode Output Level Control Register 0	TRDIERO	11110000b
0145h 0146h	Timer RD Counter 0	TRDPOCRU	00h
01401 0147h			00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h			FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh	· · · · · · · · · · · · · · · · · · ·		FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh			FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh]		FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	1100000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h	Timer DD Ceneral Decistor A1	TDDODA4	00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h	Timer BD Canaral Degister B1		FFh
015Ah 015Bh	Timer RD General Register B1	TRDGRB1	FFh FFh
015Bn	Timer RD General Register C1	TRDGRC1	FFh
015Dh		INDORCI	FFh
015Eh	Timer RD General Register D1	TRDGRD1	FFh
015Eh			FFh
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0161h	UART1 Bit Rate Register	U1BRG	XXh
0162h	UART1 Transmit Buffer Register	U1TB	XXh
0163h		52	XXh
0164h	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
0165h	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
0166h	UART1 Receive Buffer Register	U1RB	XXh
0167h			XXh
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh	Timer DC Made Desister	TDOMD	01000000
0170h	Timer RG Mode Register	TRGMR	0100000b
0171h	Timer RG Count Control Register	TRGCNTC	00h
0172h 0173h	Timer RG Control Register Timer RG Interrupt Enable Register	TRGCR TRGIER	1000000b 11110000b
0173h 0174h	Timer RG Status Register	TRGER	1110000b
0174h 0175h	Timer RG I/O Control Register	TRGSR	00h
0175h	Timer RG Counter	TRGIOR	00h
0177h			00h
0178h	Timer RG General Register A	TRGGRA	FFh
0179h			FFh
017Ah	Timer RG General Register B	TRGGRB	FFh
017Bh			FFh
017Ch	Timer RG General Register C	TRGGRC	FFh
017Dh	Ĭ		FFh
017Eh	Timer RG General Register D	TRGGRD	FFh
017Fh	1 -		FFh
X. Undefined		÷	

X: Undefined Note: 1. Blank spaces are reserved. No access is allowed.



Table 4.7	SFR Informatior	ו (7) ⁽¹⁾
-----------	-----------------	----------------------

Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h			
0187h	Timer RG Pin Select Register	TRGPSR	00h
0188h	UARTO Pin Select Register	UOSR	00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh	Key Input Pin Select Register	KISR	00h
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR/ICDRT	FFh
0195h	SS Transmit Data Register H ⁽²⁾	SSTDRH	FFh
		SSRDR/ICDRR	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register ⁽²⁾		
0197h	SS Receive Data Register H ⁽²⁾	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 ⁽²⁾	SSCRH/ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL/ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR/ICMR	00010000b/00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register ⁽²⁾	SSER/ICIER	00h
019Dh		SSSR/ICSR	00h/0000X000b
	SS Status Register / IIC bus Status Register ⁽²⁾		
019Dh	SS Mode Register 2 / Slave Address Register ⁽²⁾	SSMR2/SAR	00h
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A0h			
01A7h 01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h	. ,	-	
01B4h	Flash Memory Control Register 0	FMR0	00h
01B4II	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
		1 IVINZ	0011
01B7h			
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			
X: Undefined		1	1

X: Undefined Notes: 1. Blank spaces are reserved. No access is allowed. 2. Selectable by the IICSEL bit in the SSUIICSR register.

Address	Register	Symbol	After Reset
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area DTC Transfer Vector Area		XXh XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area	DTODO	XXh
	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h		5705/	XXh
	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
	DTC Control Data 4	DTCD4	XXh
2C61h			XXh
2C62h			XXh
2C63h			XXh
2C64h			XXh
2C65h			XXh
2C66h			XXh
2C67h			XXh
	DTC Control Data 5	DTCD5	XXh
2C69h			XXh
2C6Ah			XXh
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh			XXh
2002			XXh

SFR Information (13)⁽¹⁾ Table 4.13

X: Undefined Note: 1. Blank spaces are reserved. No access is allowed.

Table 4.16	SFR Information (16) ⁽¹⁾
------------	-------------------------------------

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh	7		XXh
2CFFh	7		XXh
2D00h			
:			
2FFFh			

2FFFh X: Undefined

Note: 1. Blank spaces are reserved. No access is allowed.

Table 4.17 **ID Code Areas and Option Function Select Area**

Address	Area Name	Symbol	After Reset
:		0.500	
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
FFDFh	ID1		(Note 2)
:			
FFE3h	ID2		(Note 2)
:			
FFEBh	ID3		(Note 2)
: FFEFh	ID4		(Note 2)
	104		(Note 2)
FFF3h	ID5		(Note 2)
:			
FFF7h	ID6		(Note 2)
:			
FFFBh	ID7		(Note 2)
: FFFFh	Option Function Select Register	OFS	(Note 1)

Notes:

The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. 1. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.

2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.



5. Electrical Characteristics

5.1 Absolute Maximum Ratings

Table 5.1 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage			-0.3 to 6.5	V
VI	Input voltage	XIN	XIN-XOUT oscillation on	-0.3 to 1.65	V
			(oscillation buffer ON) ⁽¹⁾		
		XIN	XIN-XOUT oscillation on	-0.3 to Vcc + 0.3	V
			(oscillation buffer OFF) ⁽¹⁾		
		VL1		-0.3 to VL2	V
		VL2	R8C/L35C	VL1 to VL4	V
			R8C/L36C, R8C/L38C, R8C/L3AC	VL1 to VL3	V
		VL3		VL2 to VL4	V
		VL4		VL3 to 6.5	V
		Other pins		-0.3 to Vcc + 0.3	V
Vo	Output voltage	XOUT	XIN-XOUT oscillation on	-0.3 to 1.65	V
			(oscillation buffer ON) ⁽¹⁾		
		XOUT	XIN-XOUT oscillation on	-0.3 to Vcc + 0.3	V
			(oscillation buffer OFF) ⁽¹⁾		
		VL1		-0.3 to VL2 (2)	V
		VL2	R8C/L35C	VL1 to VL4	V
			R8C/L36C, R8C/L38C, R8C/L3AC	VL1 to VL3	V
		VL3		VL2 to VL4	V
		VL4		-0.3 to 6.5	V
		CL1, CL2		-0.3 to 6.5	V
		COM0 to COM7		-0.3 to VL4	V
		SEG0 to SEG55		-0.3 to VL4	V
		Other pins		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	on	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	500	mW
Topr	Operating ambi	ent temperature		–20 to 85 (N version) / –40 to 85 (D version)	°C
Tstg	Storage tempera	ature		-65 to 150	°C

Notes:

1. For the register settings for each operation, refer to **7. I/O Ports** and **9. Clock Generation Circuit** in the User's Manual: Hardware.

2. The VL1 voltage should be VCC or below.



5.2 **Recommended Operating Conditions**

Recommended Operating Conditions (VCC = 1.8 to 5.5 V and Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless Table 5.2 otherwise specified.)

Symbol		D	arameter		Conditions		Standard		Unit
Symbol		F	arameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage					1.8		5.5	V
Vss/AVss						—	0	—	V
Viн	Input "H" voltage	Other th	nan CMOS ii	nput	$4.0~V \leq Vcc \leq 5.5~V$	0.8 Vcc		Vcc	V
					$2.7~V \leq Vcc < 4.0~V$	0.8 Vcc		Vcc	V
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0.9 Vcc		Vcc	V
		CMOS	Input level	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.5 Vcc	_	Vcc	V
		input	switching	: 0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.55 Vcc	_	Vcc	V
			function		$1.8~V \leq Vcc < 2.7~V$	0.65 Vcc		Vcc	V
			(I/O port)	Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0.65 Vcc		Vcc	V
				: 0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.7 Vcc	_	Vcc	V
					$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	0.8 Vcc	_	Vcc	V
				Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.85 Vcc	_	Vcc	V
				: 0.7 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.85 Vcc	_	Vcc	V
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0.85 Vcc	_	Vcc	V
VIL	Input "L" voltage	Other th	nan CMOS ii	nput	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	_	0.2 Vcc	V
					$2.7~V \leq Vcc < 4.0~V$	0	_	0.2 Vcc	V
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0	_	0.05 Vcc	V
		CMOS	Input level	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0		0.2 Vcc	V
		input	switching	: 0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0	_	0.2 Vcc	V
			function		$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0	_	0.2 Vcc	V
			(I/O port)	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0		0.4 Vcc	V
				: 0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0		0.3 Vcc	V
					1.8 V \leq Vcc $<$ 2.7 V	0	_	0.2 Vcc	V
				Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0		0.55 Vcc	V
				: 0.7 Vcc	$2.7~V \leq Vcc < 4.0~V$	0	_	0.45 Vcc	V
					1.8 V \leq Vcc $<$ 2.7 V	0	_	0.35 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of	all pins IOH(p	beak)		_		-160	mA
IOH(sum)	Average sum output "H" current	Sum of	all pins IOH(a	avg)		_		-80	mA
IOH(peak)	Peak output "H"	Port P1), P11 ⁽²⁾			_	_	-40	mA
	current	Other p				_	_	-10	mA
IOH(avg)	Average output		0, P11 ⁽²⁾			_		-20	mA
	"H" current ⁽¹⁾	Other p				_		-5	mA
IOL(sum)	Peak sum output		all pins IOL(p	eak)		_		160	mA
	"L" current								
IOL(sum)	Average sum output "L" current		all pins IOL(a	ivg)			_	80	mA
IOL(peak)	Peak output "L"		0, P11 ⁽²⁾				—	40	mA
	current	Other p				—		10	mA
IOL(avg)	Average output		0, P11 ⁽²⁾			—	—	20	mA
	"L" current (1)	Other p	ins			—	_	5	mA
f(XIN)	XIN clock input of	scillation	frequency		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	_	_	20	MHz
					$1.8~V \leq Vcc < 2.7~V$	—		5	MHz
f(XCIN)	XCIN clock input	oscillatio	n frequency		$1.8 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	—	32.768	50	kHz
fOCO40M	When used as the timer RG ⁽³⁾	e count s	ource for tim	ner RC, timer RD, or	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	32		40	MHz
fOCO-F	fOCO-F frequenc	у			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
-		•			$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	_	_	5	MHz
_	System clock free	uencv			$2.7 V \le Vcc \le 5.5 V$	_		20	MHz
	_,				$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	_	_	5	MHz
f(BCLK)	CPU clock freque	ncv			$2.7 V \le Vcc \le 5.5 V$			20	MHz
	2. 2 5.0000 10900				$1.8 V \le Vcc < 2.7 V$	_		5	MHz

Notes:

The average output current indicates the average value of current measured during 100 ms. 1.

This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive 2. capacity is set to Low, the value of any other pin applies. fOCO40M can be used as the count source for timer RC, timer RD, or timer RG in the range of Vcc = 2.7 V to 5.5V.

3.

Table 5.12High-speed On-Chip Oscillator Circuit Characteristics
(Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless
otherwise specified.)

Symbol	Parameter	Condition		Standard			
Symbol	Falameter	Condition	Min.	Тур.	Max.		
—	High-speed on-chip oscillator frequency after reset	$\label{eq:VCC} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ -20^{\circ}C \leq T_{opr} \leq 85^{\circ}C \end{array}$	38.4	40	41.6	MHz	
		Vcc = 1.8 V to 5.5 V −40°C ≤ Topr ≤ 85°C	38.0	40	42.0	MHz	
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register ⁽¹⁾	$\label{eq:Vcc} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ -20^{\circ}C \leq T_{opr} \leq 85^{\circ}C \end{array}$	35.389	36.864	38.338	MHz	
		$\label{eq:VCC} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ -40^{\circ}C \leq T_{opr} \leq 85^{\circ}C \end{array}$	35.020	36.864	38.707	MHz	
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into	Vcc = 1.8 V to 5.5 V −20°C ≤ Topr ≤ 85°C	30.72	32	33.28	MHz	
	the FRA1 register and the FRA7 register correction value into the FRA3 register	$\label{eq:Vcc} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ -40^{\circ}C \leq T_{opr} \leq 85^{\circ}C \end{array}$	30.40	32	33.60	MHz	
—	Oscillation stability time Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	—	0.5	3	ms	
—		VCC = 5.0 V, Topr = 25°C	_	400	—	μΑ	

Note:

1. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.13Low-speed On-Chip Oscillator Circuit Characteristics
(Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless
otherwise specified.)

	Parameter	Condition		Unit		
Symbol	Min.Typ.Max.w-speed on-chip oscillator frequency112.5125137.5kscillation stability time $Vcc = 5.0 V, T_{opr} = 25^{\circ}C$ 30100roff power consumption at oscillation $Vcc = 5.0 V, T_{opr} = 25^{\circ}C$ 3rw-speed on-chip oscillator frequency for the ttchdog timer60125250kscillation stability time $Vcc = 5.0 V, T_{opr} = 25^{\circ}C$ 30100	Offic				
fOCO-S	Low-speed on-chip oscillator frequency		112.5	125	137.5	kHz
—	Oscillation stability time	VCC = 5.0 V, Topr = 25°C	—	30	100	μS
	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	3	—	μΑ
fOCO-WDT	Low-speed on-chip oscillator frequency for the watchdog timer		60	125	250	kHz
	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	—	30	100	μs
—	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	—	2	—	μΑ

Table 5.14 Power Supply Circuit Characteristics

(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = 25° C, unless otherwise specified.)

Symbol	Parameter	Condition		Standard	4	Unit
Symbol	Falanelei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during		_	—	2000	μS
	power-on ⁽¹⁾					

Note:

1. Waiting time until the internal power supply generation circuit stabilizes during power-on.



Table 5.15LCD Drive Control Circuit Characteristics
(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C
(D version), unless otherwise specified.)

Symbol	Parameter	Condition	Min. Typ. Max. /L4 2.2 — 5.5 VL2 — VL4 C VL1 — VL4 C, R8C/L38C, R8C/L3AC VL1 — VL3 1 — VL2 (3)	Unit		
Symbol	Parameter Condition Min. Typ. Main LCD power supply voltage VLCD = VL4 2.2 5 VL3 voltage VL2 5 VL2 voltage R8C/L35C VL1 VI VL1 voltage VL1 voltage 1 VI	Max.	Unit			
VLCD	LCD power supply voltage	VLCD = VL4	2.2	_	5.5	V
VL3	VL3 voltage		VL2	_	VL4	V
VL2	VL2 voltage	R8C/L35C	VL1	_	VL4	V
		R8C/L36C, R8C/L38C, R8C/L3AC	VL1	_	VL3	V
VL1	VL1 voltage		1	_	VL2 (3)	V
_	VL1 internally-generated voltage accuracy (1)		voltage	0	voltage	V
f(FR)	Frame frequency		50		180	Hz
ILCD	LCD drive control circuit current		-	(Note 2)	—	μΑ

Notes:

1. The voltage is selected with bits LVLS0 to LVLS3 in the LCR1 register.

2. Refer to Table 5.18 DC Characteristics (2), Table 5.20 DC Characteristics (4), and Table 5.22 DC Characteristics (6).

3. The VL1 voltage should be VCC or below.

Table 5.16 Power-Off Mode Characteristics

(Vcc = 2.2 to 5.5 V, Vss = 0 V, and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard	Standard Ur Typ. Max. Ur — 5.5 \	Unit
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Unit
—	Power-off mode operating supply voltage		2.2	_	5.5	V



		-			-			0			-		<u> </u>
			Osci	llation	On-C	hip		Condition		5	tanda	ira	
Symbol	Parameter		Ci	rcuit XCIN	Oscilla High-Speed		CPU Clock	Low-Power- Consumption Setting	Other	Min.	Typ. (3)	Max.	Uni
00	Power	High-	(2) 20	Off	(fOCO-F) Off	Speed 125	No			+_	7.0	14.5	m/
	supply current ⁽¹⁾	speed clock	MHz 10	Off	Off	kHz 125	division No				3.6	10	m
		mode	MHz 20	Off	Off	kHz 125	division Divide-				3.0		m
			MHz 10	Off	Off	kHz 125	by-8 Divide-				1.5		m
		1 Bach	MHz	Off		kHz	by-8					_	
		High- speed on-chip	_		20 MHz	125 kHz	division				7.0	14.5	m
		oscillator mode	Off	Off	20 MHz	125 kHz	Divide- by-8	_		-	3.0	_	m
		mode	Off	Off	10 MHz	125 kHz	No division	_		-	4.0	_	m
			Off	Off	10 MHz	125 kHz	Divide- by-8			-	1.7	-	m
			Off	Off	4 MHz	125 kHz	Divide- by-16	MSTIIC = 1 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1		-	1	-	m.
		Low- speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide- by-8	FMR27 = 1 VCA20 = 0		_	85	390	μ
		Low- speed	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0		-	90	400	μ
		clock mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM	-	50	-	μ
		Wait mode	Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock operation	-	15	90	μ
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	_	5	80	μ
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT LCD drive control instruction is circuit (4) executed When external division Peripheral clock off resistors are used	- n	5	-	μ
								CM02 = 1 CM01 = 0	Timer RE operation in real-time clock mode LCD drive control circuit ⁽⁵⁾ When the internal voltage multiplier is used	_	11	_	μ
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mod	le	3.5	_	μ
		Stop mode	Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	—	2	5.0	μ
			Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	—	13.0	_	μ
		Power- off mode	Off	Off Off	Off Off	Off Off	_	_	Topr = 25°C	-	0.02	0.2	μ
		on mode	Off	Off	Off	Off	—	—	Topr = 85°C		0.3		μ

Table 5.20 DC Characteristics (4) [2.7 V \leq Vcc < 4.0 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Notes:

1. Vcc = 2.7 V to 4.0 V, single chip mode, output pins are open, and other pins are Vss.

2. XIN is set to square wave input.

3. Vcc = 3.0 V

VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment 4.

and common output pins are open. The standard value does not include the current that flows through external division resistors. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. 5.



5.5 AC Characteristics


Table 5.23Timing Requirements of Synchronous Serial Communication Unit (SSU)
(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C
(D version), unless otherwise specified.)


Symbol	Parameter		Conditions	Standard			1.1.4.14
				Min.	Тур.	Max.	- Unit
tsucyc	SSCK clock cycle time			4	_	—	tcyc (1)
tHI	SSCK clock "H" width			0.4	_	0.6	tsucyc
t∟o	SSCK clock "L" width			0.4	_	0.6	tsucyc
trise	SSCK clock rising time	Master		_	_	1	tcyc (1)
		Slave		—	_	1	μS
tFALL	SSCK clock falling time	Master		—	_	1	tcyc (1)
		Slave		—	_	1	μS
tsu	SSO, SSI data input setup time			100	_	—	ns
tн	SSO, SSI data input hold time			1	_	—	tcyc (1)
tlead	SCS setup time	Slave		1tcyc + 50	_	—	ns
tlag	SCS hold time	Slave		1tcyc + 50	_	—	ns
tod	SSO, SSI data output delay time			_	_	1	tcyc (1)
tsa	SSI slave access time		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	—		1.5tcyc + 100	ns
			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	—	_	1.5tcyc + 200	ns
tor	SSI slave out open time		$2.7~V \leq Vcc \leq 5.5~V$	—	—	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	—	_	1.5tcyc + 200	ns

Note:

1. 1tcyc = 1/f1(s)









Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product for any application are grade, as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The recommended application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The recommended application to recommended application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product for any application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data beets, etc.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools
 - personal electronic equipment; and industrial robots.

Refer to "http://www.renesas.com/" for the latest and detailed information

- "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
- "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and mafunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and mafunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-4000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics Corpoge GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +48-10-4283-1155, Fax: +480-216827-7679 Renesas Electronics (Shanghai) Co., Ltd. 10th 1204, 205, A221 A Center, No. 1233 Lujiazu Ring Rd., Pudong District, Shanghai 200120, China Tel: +48-21-8377-1318, Fax: +480-21-8877-7898 Renesas Electronics Hong Kong Limited Unit 1001, 1161, 1167, Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +482-2866-9318, Fax: +4852-2886-9022/9044 Renesas Electronics Taiwan Co., Ltd. 7F, No. 363 Fu Shing North Road Taipel, Taiwan Tel: +486-2-4175-9600, Fax: +4882-24175-9670 Renesas Electronics Taiwan Co., Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +656-2175-9600, Fax: +4882-24075-9670 Renesas Electronics Kongapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +656-1375-9300, Fax: +4892-24075-9670 Renesas Electronics Konga Co., Ltd. 11F, Samik Lavied or Bildy, 720-2 Veoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +60-37755-9390, Fax: +489-2-455-9510