



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	88
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 20x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l3a7cdfa-u1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.1.2 Differences between Groups

Table 1.1 lists the Differences between Groups, Table 1.2 lists the Programmable I/O Ports Provided for Each Group, and Table 1.3 lists the LCD Display Function Pins Provided for Each Group. Figures 1.9 to 1.13 show the Pin Assignment for Each Group, and Tables 1.7 to 1.10 list Product Information.

The explanations in the chapters which follow apply to the R8C/L3AC Group only. Note the differences shown below.

ltem	Function	R8C/L35C Group	R8C/L36C Group	R8C/L38C Group	R8C/L3AC Group
I/O Ports Programmable I/O ports		41 pins	52 pins	68 pins	88 pins
	High current drive ports	5 pins	8 pins	8 pins	16 pins
Interrupts	INT interrupt pins	5 pins	8 pins	8 pins	8 pins
	Key input interrupt pins	4 pins	4 pins	8 pins	8 pins
Timer RA	Timer RA output pin	None	1 pin	1 pin	1 pin
Timer RB	Timer RB output pin	None	1 pin	1 pin	1 pin
Timer RD	Timer RD I/O pin	None	None None		8 pins
Timer RE	Timer RE output pin	None	1 pin	1 pin	1 pin
Timer RG	Timer RG I/O pin	None	None	None	2 pins
	Timer RG output pin	None	None	None	2 pins
A/D Converter	Analog input pin	10 pins	10 pins	16 pins	20 pins
LCD Drive Control Circuit	LCD power supply	3 pins (VL1, VL2, VL4)	4 pins (VL1 to VL4)	4 pins (VL1 to VL4)	4 pins (VL1 to VL4)
	Common output pins	Max. 4 pins	Max. 8 pins	Max. 8 pins	Max. 8 pins
	Segment output pins	Max. 24 pins	Max. 32 pins	Max. 48 pins	Max. 56 pins
Packages		52-pin LQFP	64-pin LQFP	80-pin LQFP	100-pin LQFP/ 100-pin QFP

Table 1.1 Differences between Groups

Note:

1. I/O ports are shared with I/O functions, such as interrupts or timers.

Refer to Tables 1.11 to 1.13, Pin Name Information by Pin Number, for details.



1.1.3 Specifications

Tables 1.4 to 1.6 list the Specifications.

Table 1.4	Specifications	(1)
-----------	----------------	-----

Item	Function		Specification				
CPU	Central processing unit		R8C CPU core				
	p		Number of fundamental instructions: 89				
			 Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V) 				
			200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V)				
			• Multiplier: 16 bits \times 16 bits \rightarrow 32 bits				
			• Multiply-accumulate instruction: 16 bits \times 16 bits + 32 bits \rightarrow 32 bits				
			Operating mode: Single-chip mode (address space: 1 Mbyte)				
Memory	ROM/RAM		Refer to Tables 1.7 to 1.10 Product Lists .				
	Data flash						
Power	Voltage detection	on circuit	Power-on reset				
Supply			• Voltage detection 3 (detection level of voltage detection 0 and voltage				
Voltage			detection 1 selectable)				
Detection							
I/O Ports	Programmable	R8C/L35C Group	CMOS I/O ports: 41, selectable pull-up resistor				
	I/O ports		High current drive ports: 5				
		R8C/L36C Group	CMOS I/O ports: 52, selectable pull-up resistor				
			High current drive ports: 8				
		R8C/L38C Group	CMOS I/O ports: 68, selectable pull-up resistor				
			High current drive ports: 8				
		R8C/L3AC Group	CMOS I/O ports: 88, selectable pull-up resistor				
			High current drive ports: 16				
Clock	Clock generatio	n circuits	4 circuits: XIN clock oscillation circuit				
	g		XCIN clock oscillation circuit (32 kHz)				
			High-speed on-chip oscillator (with frequency adjustment function)				
			Low-speed on-chip oscillator				
			Oscillation stop detection:				
			XIN clock oscillation stop detection function				
			Frequency divider circuit:				
			Division ratio selectable from 1, 2, 4, 8, and 16				
			Low-power-consumption modes:				
			Standard operating mode (high-speed clock, low-speed clock, high-				
			speed on-chip oscillator, low-speed on-chip oscillator), wait mode,				
			stop mode, power-off mode				
	<u></u>		Real-time clock (timer RE)				
Interrupts		R8C/L35C Group	Number of interrupt vectors: 69				
			• External Interrupt: 9 ($\overline{INT} \times 5$, key input $\times 4$)				
			 Priority levels: 7 levels 				
		R8C/L36C Group	Number of interrupt vectors: 69				
		····	• External Interrupt: 12 (INT × 8, key input × 4)				
			 Priority levels: 7 levels 				
		R8C/L38C Group	Number of interrupt vectors: 69				
		····	• External Interrupt: 16 ($\overline{INT} \times 8$, key input $\times 8$)				
			 Priority levels: 7 levels 				
		R8C/L3AC Group	Number of interrupt vectors: 69				
			• External Interrupt: 16 (INT × 8, key input × 8)				
			Priority levels: 7 levels				
Watchdog	Watchdog Timer		• 14 bits × 1 (with prescaler)				
			Selectable reset start function				
			 Selectable low-speed on-chip oscillator for watchdog timer 				
DTC (Data Transfer Controller)			Selectable low-speed on-chip oscillator for watchdog timer 1 channel				
			Activation sources: 38				
			Transfer modes: 2 (normal mode, repeat mode)				
			nanoioi modos. 2 (normai modo, repeat mode)				



1. Overview

Current of Apr 2011

		-			
Part No.	Internal RC	M Capacity	Internal RAM	Package Type	Remarks
Fait NO.	Program ROM	Data Flash	Capacity	Fackage Type	Remarks
R5F2L387CNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	N Version
R5F2L387CNFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A	
R5F2L388CNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2L388CNFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A	
R5F2L38ACNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38ACNFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L38CCNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38CCNFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L387CDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	D Version
R5F2L387CDFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A	
R5F2L388CDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2L388CDFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A	
R5F2L38ACDFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38ACDFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	1
R5F2L38CCDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	1
R5F2L38CCDFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	1






Figure 1.3 Correspondence of Part No., with Memory Size and Package of R8C/L38C Group

 Overview

Current of Apr 2011

Part No.		M Capacity	Internal RAM	Package Type	Remarks
Tarrio.	Program ROM	Data Flash	Capacity	i ackage iype	Remarks
R5F2L3A7CNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0100KB-A	N Version
R5F2L3A7CNFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PRQP0100JD-B	
R5F2L3A8CNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0100KB-A	
R5F2L3A8CNFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PRQP0100JD-B	
R5F2L3AACNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3AACNFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	
R5F2L3ACCNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3ACCNFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	
R5F2L3A7CDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0100KB-A	D Version
R5F2L3A7CDFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PRQP0100JD-B	
R5F2L3A8CDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0100KB-A	
R5F2L3A8CDFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PRQP0100JD-B	
R5F2L3AACDFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3AACDFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	1
R5F2L3ACCDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A]
R5F2L3ACCDFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B]






Figure 1.4 Correspondence of Part No., with Memory Size and Package of R8C/L3AC Group

1.3 Block Diagrams

Figure 1.5 shows a Block Diagram of R8C/L35C Group. Figure 1.6 shows a Block Diagram of R8C/L36C Group. Figure 1.7 shows a Block Diagram of R8C/L38C Group. Figure 1.8 shows a Block Diagram of R8C/L3AC Group.



RENESAS







LSAC Desc LSAC Pin Port Interrupt Timer Serial Interace SSU Pic Us Diversity Control Comparisor B Control B	P	in Nun	nber				İ	I/O	Pin Functions	for Per	ipheral	Modules	
(Note 2) Image Image Image Image Image SSD Low Controverted, Comparator B Controverted, Comparator B Controverted, Comparator B Controverted, SEG49 40 (42) 31 - P6.6 TRDIOCI - - BE SEG49 42 (44) 33 - P6.6 TRDIOCI - - SEG47 42 (44) 3 - P6.2 TRDIOCI - - SEG47 42 (44) 3 - P6.2 TRDIOCIO - - SEG47 44 (48) 37 - - P6.2 TRDIOCIO - - SEG47 45 (14) 3 - - P6.2 TRCIOCIO - - SEG47 16 (15) - P6.7 TRCIOCIO - - SEG47 17 (2016) 18 38 27 24 P4.4 TRCIOCIO - - - SEG39 515 (51)		1	1	1050	Control	Dent				1			LCD drive
Image: Constraint of the second of		L380	L360	L35C	Pin	Pon	Interrupt	Timer		SSU		D/A Converter,	control
4143 32 b PR5.5 TRDOB1 b b SEG48 4343 34 - PR5.3 TRDOON - - SEG48 43461 35 - PR5.3 TRDOON - SEG46 41461 35 - PR5.1 TRDOKO - SEG46 41697 36 - PR5.2 TRDOKO - SEG46 46(48) 37 - PS5.2 - - SEG41 47(49) - PS5.2 - - - SEG43 48(50) - PS5.2 - - - SEG43 51(51 - PS5.2 - - - SEG39 51(51 41 30 25 P4.4 TRCIOD/ TRCIOB - - SEG36 51(51 41 30 25 P4.4 TRCIOK/ TRCIAG - SEG37 54(58) 43 32 <t< td=""><td>(Note 2)</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>interface</td><td></td><td>bus</td><td>Comparator B</td><td>circuit</td></t<>	(Note 2)								interface		bus	Comparator B	circuit
42 [44] 33 b PE6.4 TRDIOAL D D SEGAF 44 [46] 35 - PE6.2 TRDIODO - - SEGAF 44 [46] 35 - PE6.1 TRDIOAD - D SEGAF 46 [46] 37 - - PE6.1 TRDIOAD - D SEGAF 47 [40] - - PE5.1 - PE5.2 - - SEGAF 48 [50] - - P5.1 - - SEGAF 49 [51] - - P5.1 - - SEGAF 51 [51] 38 27 22 P4.7 TRCIOB - D SEGAF 51 [51] 39 28 23 P4.6 TRCIOB - D SEGAF 51 [51] 30 22 P4.4 TRCIOB - D SEGAF 51 [51] 41 30 25		31											
43 (46) 34 P6.3 TRDOOD SEG47 44 (46) 35 P6_1 TRDOK0 SEG45 45 (47) 36 P6_1 TRDOK0 SEG45 46 (43) P6_0 TRDOK0 SEG47 47 (43) P6_5 SEG47 47 (43) P6_0 TRDOK0 SEG47 51 (51) P6_0 TRCIOC/ SEG47 51 (51) P6_0 TRCIOC/ SEG39 52 (54) 39 28 23 P4_6 TRCIOC/ SEG36 53 (55) 41 30 25 P4_3 TRCIOR/ SEG36 56 (53) 43 32 27 P4_2 TRCIOR/		32											
44 461 35 P6.2 TRD/OC0 P6.2 TRD/OC0 P6.2 TRD/OR0 SEC46 46 (48) 37 P6.1 TRD/OR0 P6.1 TRD/OR0 SEC43 47 (40) P6.2 P6.3 P6.1 TRD/OR0 P6.2 SEC43 48 (50) P6.2 P5.3 P5.2 P6.1 P6.2 P5.2 P6.2 P6													
Image: state of the state													
46 [48] 37 Pe.0 TRDOAN TRDCA Pe.0 SEG44 47 [49] Pe.3 Pe.3 Pe.3 Pe.3 Pe.4 SEG43 48 [50] Pe.7 Pe.7 Pe.7 SEG43 SEG43 50 [52] Pe.7 Pe.7 TRCIOB SEG43 SEG43 51 [53] 38 27 22 Pe.7 TRCIOB SEG39 52 [54] 39 28 23 Pe.4.5 TRCIOB SEG39 53 [55] 42 31 26 Pe.4.4 TRCIOC/ TRCIOB SEG34 SEG35 54 [56] 41 30 25 Pe.4.4 TRCICK/ TRCICK SEG34 SEG35 57 [57] 42 31 26 Pe.3.0 TRCTKG SEG35 58 [60] 45 34 29 Pe.0 TRCTKG SEG32 58 [61] 43 32 P3.7 INT7 TRCTKG ADTRG 59 [61] 43 38 P3.6													
46 46 47 40 4 40 </td <td>45 [47]</td> <td>36</td> <td></td> <td></td> <td></td> <td>P6_1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SEG45</td>	45 [47]	36				P6_1							SEG45
Hat [G0] L L PP5_2 L L PS24 L SEG41 49 [51] L PS_0 L PS_0 L SEG41 51 [53] 38 27 22 P4_7 TRCIOD/ TRCIOB SEG39 52 [54] 39 28 23 P4_6 TRCIOD/ TRCIOB L SEG39 53 [55] 40 29 24 P4_5 TRCIOB L SEG39 54 [56] 41 30 25 P4_4 TRCIRG L SEG36 56 [57] 42 31 26 P4_3 TRCIRG L SEG36 56 [58] 43 32 27 P4_2 CLK1 SEG33 SEG34 57 [59] 44 33 28 P4_1 RXD1 SEG33 SEG33 58 [60] 45 34 29 P4_0 RXD1 SEG34 SEG34 60 [61] 46 35 P3_6 INT6 ADTRG SEG34 60 [62] 47 36 P3_6 INT6 <td< td=""><td></td><td>37</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>		37											
49 (51) - - P5_1 - P5_0 - SEG41 50 [52] - - P4_0 TRCIOD/ TRCIOB - SEG39 51 [53] 38 27 22 P4_6 TRCIOD/ TRCIOB - SEG39 52 [54] 39 28 23 P4_6 TRCIOC/ TRCIOB - SEG37 54 [56] 41 30 25 P4_4 TRCIOA/ TRCIAG SEG36 SEG36 55 [57] 42 31 26 P4_3 TRCICAK TRCIAG SEG36 SEG36 57 [59] 44 33 28 P4_1 RXD1 SEG33 SEG33 58 [60] 45 34 29 P4_0 TRCIAG XDTRG SEG31 59 [61] 46 35 P3_7 INT7 TRCTRG XDTRG SEG39 61 [63] 48 37 P3_6 INT6 SEG39 SEG39 SEG39 61 [64] 51 40 31 P3_2 INT7 CLK1 SEG32 62 [64] 49 <													
50 [52] D P5_0 TRCIDD TRCIDD SEG40 51 [53] 38 27 22 P4_7 TRCIDB SEG39 52 [54] 39 28 23 P4_6 TRCIDB SEG39 53 [55] 40 29 24 P4_5 TRCIDB SEG37 54 [56] 41 30 25 P4_4 TRCIDM SEG36 55 [57] 42 31 26 P4_3 TRCIDK SEG34 56 [58] 43 32 27 P4_2 CLK1 SEG34 57 [59] 44 33 28 P4_1 RXD1 SEG34 59 [61] 46 35 P3_7 INT7 TRCTRG MADRG SEG31 60 [62] 47 36 P3_6 INT6 NADRG SEG36 61 [63] 48 37 Image: P3_4 INT4 Image: P3_4 Image: P3_4 65 [7] 52 41 32 P3_3													
51 38 27 22 P4_7 TRCIOD TRCIOB SEG39 52 54 39 28 23 P4_6 TRCIOB SEG38 53 54 60 29 24 P4_6 TRCIOB SEG37 54 56 41 30 25 P4_4 TRCIOR TRCIAG SEG37 54 55 77 42 31 26 P4_3 TRCIAG SEG36 55 577 42 31 26 P4_2 CLK1 SEG35 58 60 45 34 29 P4_0 TXD1 SEG32 59 61 46 35 P3_7 INT7 TRCTRG XD1 SEG32 60 62 47 36 P3_6 INT6 ZD1 SEG32 61 63 48 37 P3_5 INT5 ZD1 SEG32 61 61 31 P3_2 INT2 ZD1 <td></td>													
51 38 27 22 P4_6 TRCIOB C SE339 52 40 29 24 P4_6 TRCIOB C SE339 54 56 41 30 25 P4_4 TRCIOB C SE339 54 56 41 30 25 P4_4 TRCIOB C SE339 55 57 42 31 26 P4_4 TRCIOB C SE339 56 56 33 32 27 P4_2 CLK1 SE334 57 57 44 33 28 P4_1 RXCING SE334 59 61 46 35 P3_7 INT7 TRCTRG M ADTRG SE33 60 62 47 36 P3_7 INT6 RCTRG M ADTRG SE33 61631 48 37 C P3_6 INT6 C ADTRG SE33 61631 49 38 C P3_1 INT4 C C SE33	50 [52]					P5_0		TRAIAR					SEG40
b2 (sh) 33 28 23 P4_5 TRCIOB Composition SEG37 53 (s6) 40 29 24 P4_5 TRCIOB Composition SEG37 54 (s6) 41 30 25 P4_4 TRCIOM Composition SEG36 55 (s7) 42 31 26 P4_2 TRCTRG CLK1 SEG33 65 (s1) 43 32 27 P4_2 CLK1 SEG33 58 (s0) 45 34 29 P4_0 TRCTRG RXD1 SEG33 59 (s1) 46 35 C P3_7 INT7 TRCTRG ADTRG SEG31 60 (s2) 47 36 C P3_6 INT6 C ADTRG SEG31 61 (s1) 48 37 C P3_5 INT5 C C ADTRG SEG32 62 (s4) 49 38 C P3_4 INT4 C C SEG22	51 [53]	38	27	22		P4_7		TRCIOB					SEG39
53 [56] 40 29 24 P4_5 TRCIOB Image: Constraint of the	52 [54]	39	28	23		P4_6							SEG38
54 [56] 41 30 25 P4_4 TRCION TRCING M SEG36 55 [57] 42 31 26 P4_3 TRCCLK/ TRCTRG SEG35 56 [58] 43 32 27 P4_2 CLK1 SEG34 57 [59] 44 33 28 P4_1 RD1 SEG33 58 [60] 45 34 29 P4.0 TXD1 SEG33 59 [61] 46 35 P3_7 INT7 TRCTRG ADTRG SEG31 60 [62] 47 36 P3_7 INT5 ADTRG SEG30 61 [63] 48 37 P3_5 INT5 ADTRG SEG28 63 [65] 50 39 30 P3_3 INT3 ADTRG SEG28 63 [65] 50 39 30 P3_3 INT3 ADTRG SEG26 66 [68] 54 43 34 P2_7 Ki7 ADTRG SEG21	53 [55]	40	29	24		P4_5						1	SEG37
55 [57] 42 31 26 P4_3 TRCLK/ TRCTRG CLK1 SEG34 56 [58] 43 32 27 P4_2 CLK1 SEG34 57 [59] 44 33 28 P4_1 RD1 SEG33 58 [60] 45 34 29 P4_0 TXD1 SEG33 58 [61] 46 35 P3_7 INT7 TRCTRG ADTRG SEG31 60 [62] 47 36 P3_6 INT6 ADTRG SEG31 61 [63] 48 37 P3_5 INT5 A ADTRG SEG32 62 [64] 49 38 P3_4 INT4 A A SEG26 63 [65] 50 39 30 P3_3 INT3 A SEG26 64 [66] 51 40 31 P3_2 INT2 A A SEG26 65 [67] 52 41 32 P3_1 INT7 A A SEG26 66 [68] 53 42 33 P2_6 Ki6		41	30	25				TRCIOA/					SEG36
66 [58] 43 32 27 P4_2 CLK1 SEG34 57 [59] 44 33 28 P4_1 RXD1 SEG33 58 [60] 45 34 29 P4_0 TXD1 SEG33 59 [61] 46 35 P3_7 INT7 TRCTRG IXD1 SEG32 59 [61] 46 35 P3_6 INT6 IXD1 SEG33 60 [62] 47 36 P3_6 INT6 IXD1 SEG33 61 [63] 48 37 P3_5 INT5 IXD1 SEG29 62 [64] 49 38 P3_4 INT4 IXD1 SEG26 63 [65] 50 39 30 P3_3 INT3 IXD1 SEG26 64 [66] 51 40 31 P3_2 INT2 IXD1 SEG26 65 [67] 52 41 32 P3_1 INT1 IXD1 SEG22 66 [68] 53 42 33 P2_7 Ki7 IXD SEG20 67 [69]	55 [57]	42	31	26	<u> </u>	P4_3		TRCCLK/					SEG35
57 [59] 44 33 28 $P4_{-1}^{-1}$ RXD1 SEG33 58 [60] 45 34 29 $P4_{-0}^{-1}$ TXCTRG ADTRG SEG32 59 [61] 46 35 P3_6 INT7 TRCTRG INT6 SEG30 60 [62] 47 36 P3_6 INT6 SEG30 SEG30 61 [63] 48 37 P3_6 INT6 SEG30 SEG30 62 [64] 49 38 P3_3 INT3 SEG20 SEG27 62 [64] 51 40 31 P3_2 INT4 SEG26 SEG27 64 [66] 51 40 31 P3_2 INT3 SEG26 SEG26 66 [67] 52 41 32 P3_1 INT1 SEG26 SEG24 67 [69] 54 43 34 P2_7 Ki7 SEG27 SEG29 68 [70] 55 44 35 P2_6 Ki6 SEG27 SEG27 70 [72] 57 46 37 P2_2 Ki2	56 [58]	43	32	27		P4_2			CLK1				SEG34
58 [60] 45 34 29 P4_0 TXD1 SEG32 59 [61] 46 35 P3_7 INT7 TRCTRG INT6 INT6 SEG31 60 [62] 47 36 P3_6 INT6 INT6 SEG30 61 [63] 48 37 P3_5 INT5 INT6 SEG29 62 [64] 49 38 P3_4 INT6 INT6 SEG29 63 [65] 50 39 30 P3_3 INT3 INT6 INT6 SEG27 64 [66] 51 40 31 P3_2 INT2 INT6 SEG26 65 [67] 52 41 32 P3_1 INT6 SEG26 66 [68] 53 42 33 P3_0 INT6 SEG23 66 [70] 55 44 35 P2_6 Kif6 SEG20 69 [71] 56 45 36 P2_2.6 Kif6 SEG20 SEG20 <													
59 [61] 46 35 P3_7 INT7 TRCTRG ADTRG SEG31 60 [62] 47 36 P3_6 INT6 SEG30 SEG30 61 [63] 48 37 P3_5 INT6 SEG30 SEG30 62 [64] 49 38 P3_4 INT4 SEG28 SEG28 63 [65] 50 39 30 P3_3 INT3 SEG27 64 [66] 51 40 31 P3_2 INT2 SEG26 65 [67] 52 41 32 P3_1 INT1 SEG25 66 [68] 53 42 33 P3_0 INT0 SEG23 68 [70] 55 44 35 P2_6 Ki6 SEG20 70 [72] 57 46 37 P2_4 Ki4 SEG30 71 [73] 58 P2_2 Ki2 SEG40 SEG41 71 [73] 58 P2_2,0<		45	34			P4_0			TXD1				
61 [63] 48 37 Image: constraint of the second secon		46	35				INT7	TRCTRG				ADTRG	
61 [63] 48 37 L P3_5 $\overline{INT5}$ L L SEG29 62 [64] 49 38 P3_4 $\overline{INT4}$ L L SEG28 63 [65] 50 39 30 P3_3 $\overline{INT3}$ L L SEG27 64 [66] 51 40 31 P3_2 $\overline{INT2}$ L L SEG26 65 [67] 52 41 32 P3_1 $\overline{INT1}$ L L SEG26 66 [68] 53 42 33 P3_0 $\overline{INT0}$ L L SEG26 66 [69] 54 43 34 P2_7 $\overline{Ki7}$ L L SEG26 66 [69] 54 43 34 P2_7 $\overline{Ki7}$ L L SEG27 68 [70] 55 44 35 P2_6 $\overline{Ki6}$ L L SEG29 69 [71] 56 45 36 P2_5 $\overline{Ki5}$ L L SEG29 71 [73] 58 Z 2 P2	60 [62]	47	36			P3_6	INT6						SEG30
63 [65] 50 39 30 P3_3 $\overline{INT3}$ Image: Market Ma	61 [63]	48	37			P3_5							SEG29
64 [66] 51 40 31 $P3_2$ $\overline{INT2}$ $INT2$ $INT0$ $IINT0$	62 [64]	49	38			P3_4	INT4						SEG28
65 [67] 52 41 32 P3_1 INT1 Image: constraint of the second seco	63 [65]	50	39	30		P3_3	INT3						
66 [68] 53 42 33 P3_0 INTO INTO SEG24 67 [69] 54 43 34 P2_7 KI7 INTO SEG23 68 [70] 55 44 35 P2_6 KI6 Into SEG22 69 [71] 56 45 36 P2_5 KI5 Into Into SEG21 70 [72] 57 46 37 P2_4 KI4 Into Into SEG20 71 [73] 58 Into P2_3 KI3 Into Into SEG10 72 [74] 59 Into P2_2 KI2 Into Into SEG18 73 [75] 60 Into P2_0 KI0 Into Into SEG18 74 [76] 61 Into P1_6 Into Into SEG18 76 [77] Into P1_6 Into Into SEG18 76 [78] Into P1_6 Into Into SEG13 78 [80] Into P1_4 Into Into Into	64 [66]	51	40	31		P3_2	INT2						SEG26
67 [69]544334 $P2_{-7}$ $\overline{K17}$ $\overline{K10}$ $K1$		52	41	32			INT1						
68 [70] 55 44 35 P2_6 Kin Kin Kin Kin Kin 69 [71] 56 45 36 P2_5 Kis Kis SEG21 70 [72] 57 46 37 P2_4 Kis Kis SEG20 71 [73] 58 Image: Constraint of the second se		53	42	33			INTO						
69 [71] 56 45 36 P2_5 KI5 Image: constraint of the second secon							KI7						
70 [72] 57 46 37 P2_4 Kla All SEG20 71 [73] 58 Image: Constraint of the stress of		55					KI6						
71 [73] 58 P2_3 KI3 SEG19 72 [74] 59 P2_2 KI2 SEG18 73 [75] 60 P2_1 KI1 SEG17 74 [76] 61 P2_0 KI0 SEG16 75 [77] P2_0 KI0 SEG16 75 [77] P1_7 SEG16 SEG14 77 [79] P1_6 SEG12 78 [80] P1_4 SEG1 80 [82] 63 P1_1 81 [83] 64 P1_0 91_0 P1_0 AN13 82 [84] 65 P1_07													
$72 [74]$ 59 $P2_2$ $\overline{Kl2}$ $Rectar Rectar Rect$			46	37		_							
$73 [75]$ 60 $P2_{-1}$ $\overline{Kl1}$ SEG17 $74 [76]$ 61 $P2_{-0}$ $\overline{Kl0}$ SEG16 $75 [77]$ $P1_{-7}$ $P1_{-7}$ SEG16 $76 [78]$ $P1_{-6}$ $P1_{-6}$ $SEG14$ $77 [79]$ $P1_{-5}$ $P1_{-6}$ $SEG13$ $78 [80]$ $P1_{-4}$ $SEG12$ $SEG12$ $79 [81]$ 62 $P1_{-13}$ $AN15$ $SEG11$ $80 [82]$ 63 $P1_{-1}$ $AN14$ $SEG10$ $81 [83]$ 64 $P1_{-1}$ $AN13$ $SEG9$ $82 [84]$ 65 $P1_{-0}$ $AN11$ $AN11$ $SEG1$													
74 [76] 61 P2_0 KI0 SEG16 75 [77] P1_7 SEG15 76 [78] P1_6 SEG14 77 [79] P1_5 SEG13 78 [80] P1_4 SEG12 79 [81] 62 P1_2 AN15 80 [82] 63 P1_2 AN14 81 [83] 64 P1_0 AN12 83 [85] 66 47 38 P0_7													
75 [77] P1_7 SEG15 76 [78] P1_6 SEG14 77 [79] P1_5 SEG13 78 [80] P1_4 SEG12 79 [81] 62 P1_3 AN15 80 [82] 63 P1_1 AN14 81 [83] 64 P1_0 AN13 82 [84] 65 P1_0 AN11 (3)													
76 [78] P1_6 SEG14 77 [79] P1_5 SEG13 78 [80] P1_4 SEG12 79 [81] 62 P1_3 AN15 80 [82] 63 P1_2 AN14 81 [83] 64 P1_0 AN13 82 [84] 65 P1_0 AN12 83 [85] 66 47 38 P0_7		61					KI0						
77 [79] P1_5 SEG13 78 [80] P1_4 SEG12 79 [81] 62 P1_3 AN15 SEG11 80 [82] 63 P1_2 AN14 SEG10 81 [83] 64 P1_1 AN13 SEG9 82 [84] 65 P1_0 AN12 SEG8 83 [85] 66 47 38 P0_7 AN11 (3) SEG7						_							
78 [80] P1_4 SEG12 79 [81] 62 P1_3 AN15 SEG11 80 [82] 63 P1_2 AN14 SEG10 81 [83] 64 P1_1 AN13 SEG9 82 [84] 65 P1_0 AN12 SEG8 83 [85] 66 47 38 P0_7 AN11 (3) SEG7						_							
79 [81] 62 P1_3 AN15 SEG11 80 [82] 63 P1_2 AN14 SEG10 81 [83] 64 P1_1 AN13 SEG9 82 [84] 65 P1_0 AN12 SEG8 83 [85] 66 47 38 P0_7 AN11 (3) SEG7						_							
80 [82] 63 P1_2 AN14 SEG10 81 [83] 64 P1_1 AN13 SEG9 82 [84] 65 P1_0 AN12 SEG8 83 [85] 66 47 38 P0_7 AN11 (3) SEG7		62				_				+		AN15	
81 [83] 64 P1_1 AN13 SEG9 82 [84] 65 P1_0 AN12 SEG8 83 [85] 66 47 38 P0_7 AN11 ⁽³⁾ SEG7													
82 [84] 65 P1_0 AN12 SEG8 83 [85] 66 47 38 P0_7 AN11 ⁽³⁾ SEG7						_			<u> </u>				
83 [85] 66 47 38 P0_7 AN11 ⁽³⁾ SEG7						_							
		66	47	38		_							
84 [86] 67 48 39 P0_6 AN10 ⁽³⁾ SEG6	84 [86]	67	48	39		 P0_6						AN10 ⁽³⁾	SEG6

Table 1.12Pin Name Information by Pin Number (2)

Notes:

1. The pin in parentheses can be assigned by a program.

2. The number in brackets indicates the pin number for the 100P6F package.

3. Pins AN10 and AN11 are not available in the R8C/L35C, and R8C/L36C Groups.



1.5 Pin Functions

Tables 1.14 and 1.15 list Pin Functions for R8C/L3AC Group.

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	-	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	-	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Driving this pin low resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
Power-off mode exit input	WKUP0	I	This pin is provided for input to exit the mode used in power-off mode. Connect to VSS when not using power-off mode.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic oscillator or a crystal oscillator between pins
XIN clock output	XOUT	0	XIN and XOUT. $^{(1)}$ To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between pins XCIN and XCOUT. ⁽¹⁾
XCIN clock output	XCOUT	0	To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INT0 to INT7	I	INT interrupt input pins.
Key input interrupt	KI0 to KI7	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Timer RE	TREO	0	Divided clock output pin
Timer RG	TRGCLKA, TRGCLKB	Ι	Timer RG input pins
	TRGIOA, TRGIOB	I/O	Timer RG I/O pins
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	Ι	Serial data input pins
	TXD0, TXD1, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin

Table 1.14Pin Functions for R8C/L3AC Group (1)

I: Input O: Output I/O: Input and output

Note:

1. Contact the oscillator manufacturer for oscillation characteristics.



Item	Pin Name	I/O Type	Description
I ² C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin for the A/D converter and the D/A converter
A/D converter	AN0 to AN11	I	A/D converter analog input pins
	ADTRG	I	A/D external trigger input pin
D/A converter	DA0, DA1	0	D/A converter output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O ports P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0, P5_3, P6_0 to P6_7 P7_0 to P7_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_3, P13_0 to P13_7 I/C		I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. Ports P10_0 to P10_7 and P11_0 to P11_7 can be used as LED drive ports.
Segment output	SEG0 to SEG55	0	LCD segment output pins
Common output	COM0 to COM7	0	LCD common output pins
Voltage multiplier capacity connect pins	CL1, CL2	0	Connect pins for the LCD control voltage multiplier
LCD power supply	VL1	I/O	Apply the voltage: $0 \le VL1 \le VL2 \le VL3 \le VL4$.
	VL2 to VL4	I	VL1 can be used as the reference potential input or output pin when setting the voltage multiplier.

Table 1.15	Pin Functions for R8C/L3AC Group (2)
------------	--------------------------------------

I: Input O: Output I/O: Input and output


Note:

1. Contact the oscillator manufacturer for oscillation characteristics.



2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register banks.





5. Electrical Characteristics

5.1 Absolute Maximum Ratings

Table 5.1 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage			-0.3 to 6.5	V
Vi	Input voltage	XIN	XIN-XOUT oscillation on	-0.3 to 6.5 -0.3 to 1.65 -0.3 to Vcc + 0.3 -0.3 to VL2 VL1 to VL4 VL1 to VL3 VL2 to VL4 VL3 to 6.5 -0.3 to Vcc + 0.3 VL1 to VL2 (2) VL1 to VL4	V
			(oscillation buffer ON) ⁽¹⁾		
		XIN	XIN-XOUT oscillation on	-0.3 to Vcc + 0.3	V
			(oscillation buffer OFF) (1)		
		VL1		-0.3 to VL2	V
		VL2	R8C/L35C	VL1 to VL4	V
			R8C/L36C, R8C/L38C, R8C/L3AC	VL1 to VL3	V
		VL3		VL2 to VL4	V
		VL4		VL3 to 6.5	V
		Other pins		-0.3 to Vcc + 0.3	V
Vo	Output voltage	XOUT	XIN-XOUT oscillation on	-0.3 to 1.65	V
			(oscillation buffer ON) ⁽¹⁾		
		XOUT	XIN-XOUT oscillation on	-0.3 to Vcc + 0.3	V
			(oscillation buffer OFF) ⁽¹⁾		
		VL1		-0.3 to VL2 (2)	V
		VL2	R8C/L35C	VL1 to VL4	V
			R8C/L36C, R8C/L38C, R8C/L3AC	VL1 to VL3	V
		VL3		VL2 to VL4	V
		VL4		-0.3 to 6.5	V
		CL1, CL2		-0.3 to 6.5	V
		COM0 to COM7		-0.3 to VL4	V
		SEG0 to SEG55		-0.3 to VL4	V
		Other pins		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	on	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	500	mW
Topr	Operating ambi	ent temperature		–20 to 85 (N version) / –40 to 85 (D version)	°C
Tstg	Storage temperation	ature		-65 to 150	°C

Notes:

1. For the register settings for each operation, refer to **7. I/O Ports** and **9. Clock Generation Circuit** in the User's Manual: Hardware.

2. The VL1 voltage should be VCC or below.



5.2 **Recommended Operating Conditions**

Recommended Operating Conditions (VCC = 1.8 to 5.5 V and Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless Table 5.2 otherwise specified.)


Symbol		D	arameter		Conditions		Standard		Unit
Symbol		F	arameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage					1.8	_	5.5	V
Vss/AVss						—	0	—	V
Viн	Input "H" voltage	Other th	nan CMOS ii	nput	$4.0~V \leq Vcc \leq 5.5~V$	0.8 Vcc	_	Vcc	V
					$2.7~V \leq Vcc < 4.0~V$	0.8 Vcc	—	Vcc	V
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0.9 Vcc	—	Vcc	V
		CMOS	Input level	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.5 Vcc	_	Vcc	V
		input	switching	: 0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.55 Vcc	_	Vcc	V
			function		$1.8~V \leq Vcc < 2.7~V$	0.65 Vcc	_	Vcc	V
			(I/O port)	Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0.65 Vcc	—	Vcc	V
				: 0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.7 Vcc	_	Vcc	V
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0.8 Vcc	_	Vcc	V
			Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.85 Vcc	_	Vcc	V	
				: 0.7 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.85 Vcc		Vcc	V
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0.85 Vcc		Vcc	V
VIL	Input "L" voltage	Other th	nan CMOS ii	nput	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0		0.2 Vcc	V
					$2.7~V \leq Vcc < 4.0~V$	0		0.2 Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0	—	0.05 Vcc	V
		CMOS	Input level	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	—	0.2 Vcc	V
		input	switching	: 0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0		0.2 Vcc	V
			function		$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0		0.2 Vcc	V
			(I/O port)	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	—	0.4 Vcc	V
				: 0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0	—	0.3 Vcc	V
				1.8 V \leq Vcc $<$ 2.7 V	0	—	0.2 Vcc	V	
			Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	_	0.55 Vcc	V	
				: 0.7 Vcc	$2.7~V \leq Vcc < 4.0~V$	0	_	0.45 Vcc	V
					1.8 V \leq Vcc $<$ 2.7 V	0	—	0.35 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of	all pins IOH(p	beak)		—	_	-160	mA
IOH(sum)	Average sum output "H" current	Sum of	all pins IOH(a	avg)		_		-80	mA
IOH(peak)	Peak output "H"	Port P1	0, P11 ⁽²⁾			_	_	-40	mA
	current	Other p				_	_	-10	mA
IOH(avg)	Average output		0, P11 ⁽²⁾			_	_	-20	mA
- (- 5)	"H" current ⁽¹⁾	Other p				_		-5	mA
IOL(sum)	Peak sum output		all pins IOL(p	eak)		_	_	160	mA
	"L" current								
IOL(sum)	Average sum output "L" current		all pins IOL(a	ivg)		_	_	80	mA
IOL(peak)	Peak output "L"		0, P11 ⁽²⁾			—	—	40	mA
	current	Other p				—	—	10	mA
IOL(avg)	Average output		0, P11 ⁽²⁾			—	—	20	mA
	"L" current (1)	Other p	ins			—	_	5	mA
f(XIN)	XIN clock input of	scillation	frequency		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	_		20	MHz
					$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	—	—	5	MHz
f(XCIN)	XCIN clock input	oscillatio	n frequency		$1.8 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	—	32.768	50	kHz
fOCO40M	When used as the timer RG ⁽³⁾	e count s	ource for tim	ner RC, timer RD, or	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	32	—	40	MHz
fOCO-F	fOCO-F frequenc	у			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
-		•			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	_	_	5	MHz
_	System clock free	uencv			$2.7 V \le Vcc \le 5.5 V$	_	_	20	MHz
	_,				$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	_	_	5	MHz
f(BCLK)	CPU clock freque	ncv			$2.7 V \le Vcc \le 5.5 V$		_	20	MHz
	2. 2 5.0000 10900				$1.8 V \le Vcc < 2.7 V$	_		5	MHz


Notes:

The average output current indicates the average value of current measured during 100 ms. 1.

This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive 2. capacity is set to Low, the value of any other pin applies. fOCO40M can be used as the count source for timer RC, timer RD, or timer RG in the range of Vcc = 2.7 V to 5.5V.

3.







5.4 DC Characteristics

Table 5.17DC Characteristics (1) [4.0 V \leq Vcc \leq 5.5 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter			St	Unit			
Symbol	Ta	lameter		Condition	Min.	Тур.	Max.	Onit
Vон	Output "H" voltage	Port P10, P11 ⁽¹⁾	Vcc = 5V	Іон = -20 mA	Vcc - 2.0	_	Vcc	V
		Other pins	Vcc = 5V	Iон = -5 mA	Vcc - 2.0	—	Vcc	V
		XOUT	Vcc = 5V	Іон = –200 μА	1.0		—	V
Vol	Output "L" voltage	Port P10, P11 (1)	Vcc = 5V	IoL = 20 mA	—	—	2.0	V
		Other pins	Vcc = 5V	IoL = 5 mA	_	_	2.0	V
		XOUT	Vcc = 5V	IoL = 200 μA	—	_	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOC1, TRDIOD1, TRDIOC1, TRDIOD1, TRCIRG, TRCCLK, TRGCLKA, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET, WKUP0			0.05	0.5	_	V
Іін	Input "H" current	- ,	VI = 5.0 V, Vcc	= 5.0 V		_	5.0	μA
lil	Input "L" current		VI = 0 V, Vcc =				-5.0	μA
RPULLUP	Pull-up resistance		VI = 0 V, Vcc =		25	50	100	kΩ
Rfxin	Feedback resistance	XIN			-	0.3	—	MΩ
Rfxcin	Feedback resistance	XCIN			-	14	—	MΩ
Vram	RAM hold voltage		During stop mo	de	1.8	_	—	V

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.



		• •			•			0			-		<u> </u>
			Osci	llation	On-C	hip		Condition		5	Standa	ira	
Symbol Parameter			Ci	rcuit XCIN	Oscilla High-Speed		CPU Clock	Low-Power- Consumption Setting	Other	Min.	Typ. (3)	Max.	Uni
00	Power	High-	(2) 20	Off	(fOCO-F) Off	Speed 125	No				7.0	14.5	m/
	supply current ⁽¹⁾	speed clock	MHz 10	Off	Off	kHz 125	division No				3.6	10	m
		mode	MHz 20	Off	Off	kHz 125	division Divide-			-	3.0		m
			MHz	_	-	kHz	by-8					_	
			10 MHz	Off	Off	125 kHz	Divide- by-8	_			1.5	_	m
		High- speed	Off	Off	20 MHz	125 kHz	No division	_		_	7.0	14.5	m
		on-chip oscillator	Off	Off	20 MHz	125 kHz	Divide- by-8			-	3.0	-	m
		mode	Off	Off	10 MHz	125 kHz	No division	_		-	4.0	-	m
			Off	Off	10 MHz	125 kHz	Divide- by-8	_		-	1.7	-	m
			Off	Off	4 MHz	125 kHz	Divide- by-16	MSTIIC = 1 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1		-	1	-	m
		Low- speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide- by-8	FMR27 = 1 VCA20 = 0		-	85	390	μ
		Low- speed	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0		-	90	400	μ
		clock mode	Off	32 kHz	Off	Off	No	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM	-	50	-	μ
		Wait mode		While a WAIT instruction is executed Peripheral clock operation	-	15	90	μ					
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	-	5	80	μ
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT LCD drive control instruction is circuit (4) executed When external division Peripheral clock off resistors are used	on —	5	_	μ
								CM02 = 1 CM01 = 0	Timer RE operation in real-time clock mode LCD drive control circuit ⁽⁵⁾ When the internal voltage multiplier is used	_	11	_	μ
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mod	le	3.5	_	μ
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	-	2	5.0	μ
			Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	—	13.0	_	μ
		Power- off mode	Off	Off	Off Off	Off	-		Topr = 25°C	-	0.02	0.2	μ/
		on mode	Off	Off	Off	Off		—	Topr = 85°C		0.3	—	μ

Table 5.20 DC Characteristics (4) [2.7 V \leq Vcc < 4.0 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Notes:

1. Vcc = 2.7 V to 4.0 V, single chip mode, output pins are open, and other pins are Vss.

2. XIN is set to square wave input.

3. Vcc = 3.0 V

VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment 4.

and common output pins are open. The standard value does not include the current that flows through external division resistors. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. 5.



Symbol	Pa	rameter	Condition	St	Unit		
Symbol	га	lameter	Condition	Min.	Тур.	Max.	Onit
Vон	Output "H" voltage	Port P10, P11 (1)	Юн = -2 mA	Vcc - 0.5	_	Vcc	V
		Other pins	Iон = -1 mA	Vcc - 0.5	_	Vcc	V
		XOUT	Іон = -200 μА	1.0	_	_	V
Vol	Output "L" voltage	Port P10, P11 ⁽¹⁾	IOL = 2 mA			0.5	V
		Other pins	IOL = 1 mA	_	_	0.5	V
		XOUT	ΙΟL = 200 μΑ	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOC1, TRDIOD1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET, WKUP0		0.05	0.4	1	V
Ін	Input "H" current		VI = 1.8 V, Vcc = 1.8 V	_	_	4.0	μA
IIL	Input "L" current		VI = 0 V, Vcc = 1.8 V			-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, VCC = 1.8 V	60	160	420	μA kΩ
Rfxin	Feedback resistance	XIN		_	0.3	_	MΩ
Rfxcin	Feedback resistance	XCIN		—	14	—	MΩ
Vram	RAM hold voltage		During stop mode	1.8	_	_	V

Table 5.21DC Characteristics (5) [1.8 V \leq Vcc < 2.7 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.



5.5 AC Characteristics

Table 5.23Timing Requirements of Synchronous Serial Communication Unit (SSU)
(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C
(D version), unless otherwise specified.)

Currente e l	Symbol Parameter		Conditions		Standard			
Symbol			Conduons		Тур.	Max.	- Unit	
tsucyc	SSCK clock cycle tim	e		4	_	—	tcyc (1)	
tHI	SSCK clock "H" width			0.4	_	0.6	tsucyc	
t∟o	SSCK clock "L" width			0.4	_	0.6	tsucyc	
trise	SSCK clock rising	Master		_	_	1	tcyc (1)	
	time	Slave		—	_	1	μS	
tFALL	SSCK clock falling	Master		—	_	1	tcyc (1)	
	time	Slave		—	_	1	μS	
tsu	SSO, SSI data input s	etup time		100	_	—	ns	
tн	SSO, SSI data input h	old time		1	_	—	tcyc (1)	
tlead	SCS setup time	Slave		1tcyc + 50	_	—	ns	
tlag	SCS hold time	Slave		1tcyc + 50	_	—	ns	
tod	SSO, SSI data output	delay time		_	_	1	tcyc (1)	
tsa	SSI slave access time	;	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	—		1.5tcyc + 100	ns	
			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	—	_	1.5tcyc + 200	ns	
tor	SSI slave out open tir	ne	$2.7~V \leq Vcc \leq 5.5~V$	—	—	1.5tcyc + 100	ns	
			1.8 V ≤ Vcc < 2.7 V	—		1.5tcyc + 200	ns	

Note:

1. 1tcyc = 1/f1(s)




Table 5.24Timing Requirements of I²C bus Interface (1)
(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C (D version),
unless otherwise specified.)

Cumbal	Parameter	Condition	Sta	Standard				
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit		
tSCL	SCL input cycle time		12tcyc + 600 ⁽¹⁾	—	—	ns		
t SCLH	SCL input "H" width		3tcyc + 300 ⁽¹⁾	—	—	ns		
tSCLL	SCL input "L" width		5tcyc + 500 (1)	_	—	ns		
tsf	SCL, SDA input fall time		—	—	300	ns		
tSP	SCL, SDA input spike pulse rejection time		—	_	1tcyc (1)	ns		
t BUF	SDA input bus-free time		5tcyc (1)	_	—	ns		
t STAH	Start condition input hold time		3tcyc (1)	—	—	ns		
t STAS	Retransmit start condition input setup time		3tcyc (1)	_	—	ns		
tSTOP	Stop condition input setup time		3tcyc (1)	_	—	ns		
tSDAS	Data input setup time		1tcyc + 40 ⁽¹⁾	_	-	ns		
t SDAH	Data input hold time		10		—	ns		

Note:

1. 1tcyc = 1/f1(s)







General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product for any application are grade, as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The recommended application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The recommended application to recommended application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product for any application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data beets, etc.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools
 - personal electronic equipment; and industrial robots.

Refer to "http://www.renesas.com/" for the latest and detailed information

- "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
- "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and mafunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and mafunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-4000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics Corpoge GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +48-10-4283-1155, Fax: +480-216827-7679 Renesas Electronics (Shanghai) Co., Ltd. 10th 1204, 205, A221 A Center, No. 1233 Lujiazu Ring Rd., Pudong District, Shanghai 200120, China Tel: +48-21-8377-1318, Fax: +480-21-8877-7898 Renesas Electronics Hong Kong Limited Unit 1001, 1161, 161-T, Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +482-2866-9318, Fax: +4852-2886-9022/9044 Renesas Electronics Taiwan Co., Ltd. 7F, No. 363 Fu Shing North Road Taipel, Taiwan Tel: +486-2-4175-9900, Fax: +4882-24175-9670 Renesas Electronics Taiwan Co., Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +656-2175-9900, Fax: +4892-24075-9670 Renesas Electronics Malaysia Sch.Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jin Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +606-37755-9300, Fax: +4892-2405-95100