

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	88
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 20x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l3a7cnfp-30">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l3a7cnfp-30</a>

**Table 1.6 Specifications (3)**

Item	Specification
Flash Memory	<ul style="list-style-type: none"> <li>• Programming and erasure voltage: <math>V_{CC} = 2.7</math> to <math>5.5</math> V</li> <li>• Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM)</li> <li>• Program security: ROM code protect, ID code check</li> <li>• On-chip debug function</li> <li>• On-board flash rewrite function</li> <li>• Background operation (BGO) function</li> </ul>
Operating Frequency/ Supply Voltage	$f(XIN) = 20$ MHz ( $V_{CC} = 2.7$ to $5.5$ V) $f(XIN) = 5$ MHz ( $V_{CC} = 1.8$ to $5.5$ V)
Current Consumption	Typ. 7 mA ( $V_{CC} = 5.0$ V, $f(XIN) = 20$ MHz) Typ. 3.6 mA ( $V_{CC} = 3.0$ V, $f(XIN) = 10$ MHz) Typ. 3.5 $\mu$ A ( $V_{CC} = 3.0$ V, wait mode ( $f(XCIN) = 32$ kHz)) Typ. 2 $\mu$ A ( $V_{CC} = 3.0$ V, stop mode) Typ. 0.02 $\mu$ A ( $V_{CC} = 3.0$ V, power-off mode)
Operating Ambient Temperature	-20 to 85°C (N version) -40 to 85°C (D version) <sup>(1)</sup>

Note:

1. Specify the D version if D version functions are to be used.




Figure 1.6 Block Diagram of R8C/L36C Group




Figure 1.8 Block Diagram of R8C/L3AC Group




Figure 1.11 Pin Assignment (Top View) of PLQP0080KB-A and PLQP0080JA-A Packages

**Table 1.12 Pin Name Information by Pin Number (2)**

Pin Number				Control Pin	Port	I/O Pin Functions for Peripheral Modules						
L3AC (Note 2)	L38C	L36C	L35C			Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator B	LCD drive control circuit
40 [42]	31				P6_6		TRDIOC1					SEG50
41 [43]	32				P6_5		TRDIOB1					SEG49
42 [44]	33				P6_4		TRDIOA1					SEG48
43 [45]	34				P6_3		TRDIOD0					SEG47
44 [46]	35				P6_2		TRDIOC0					SEG46
45 [47]	36				P6_1		TRDIOB0					SEG45
46 [48]	37				P6_0		TRDIOA0/ TRDCLK					SEG44
47 [49]					P5_3							SEG43
48 [50]					P5_2							SEG42
49 [51]					P5_1							SEG41
50 [52]					P5_0							SEG40
51 [53]	38	27	22		P4_7		TRCIOD/ TRCIOB					SEG39
52 [54]	39	28	23		P4_6		TRCIOA/ TRCIOB					SEG38
53 [55]	40	29	24		P4_5		TRCIOB					SEG37
54 [56]	41	30	25		P4_4		TRCIOA/ TRCTR					SEG36
55 [57]	42	31	26		P4_3		TRCCLK/ TRCTR					SEG35
56 [58]	43	32	27		P4_2			CLK1				SEG34
57 [59]	44	33	28		P4_1			RXD1				SEG33
58 [60]	45	34	29		P4_0			TXD1				SEG32
59 [61]	46	35			P3_7	INT7	TRCTR				ADTRG	SEG31
60 [62]	47	36			P3_6	INT6						SEG30
61 [63]	48	37			P3_5	INT5						SEG29
62 [64]	49	38			P3_4	INT4						SEG28
63 [65]	50	39	30		P3_3	INT3						SEG27
64 [66]	51	40	31		P3_2	INT2						SEG26
65 [67]	52	41	32		P3_1	INT1						SEG25
66 [68]	53	42	33		P3_0	INT0						SEG24
67 [69]	54	43	34		P2_7	K17						SEG23
68 [70]	55	44	35		P2_6	K16						SEG22
69 [71]	56	45	36		P2_5	K15						SEG21
70 [72]	57	46	37		P2_4	K14						SEG20
71 [73]	58				P2_3	K13						SEG19
72 [74]	59				P2_2	K12						SEG18
73 [75]	60				P2_1	K11						SEG17
74 [76]	61				P2_0	K10						SEG16
75 [77]					P1_7							SEG15
76 [78]					P1_6							SEG14
77 [79]					P1_5							SEG13
78 [80]					P1_4							SEG12
79 [81]	62				P1_3						AN15	SEG11
80 [82]	63				P1_2						AN14	SEG10
81 [83]	64				P1_1						AN13	SEG9
82 [84]	65				P1_0						AN12	SEG8
83 [85]	66	47	38		P0_7						AN11 <sup>(3)</sup>	SEG7
84 [86]	67	48	39		P0_6						AN10 <sup>(3)</sup>	SEG6

## Notes:

1. The pin in parentheses can be assigned by a program.
2. The number in brackets indicates the pin number for the 100P6F package.
3. Pins AN10 and AN11 are not available in the R8C/L35C, and R8C/L36C Groups.

**Table 1.13 Pin Name Information by Pin Number (3)**

Pin Number				Control Pin	Port	I/O Pin Functions for Peripheral Modules						
L3AC (Note 2)	L38C	L36C	L35C			Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator B	LCD drive control circuit
85 [87]	68	49	40		P0_5						AN9	SEG5
86 [88]	69	50	41		P0_4						AN8	SEG4
87 [89]	70	51	42		P0_3						AN7	SEG3
88 [90]	71	52	43		P0_2						AN6	SEG2
89 [91]	72	53	44		P0_1						AN5	SEG1
90 [92]	73	54	45		P0_0						AN4	SEG0
91 [93]	74	55	46									VL1
92 [94]	75	56	47									VL2
93 [95]	76	57										VL3
94 [96]	77	58	48		P12_3							CL2
95 [97]	78	59	49		P12_2							CL1
96 [98]	79	60	50									VL4
97 [99]					P13_7		TRGCLKB				AN19	
98 [100]					P13_6		TRGI0B				AN18	
99 [1]					P13_5		TRGCLKA				AN17	
100 [2]					P13_4		TRGIOA				AN16	

## Notes:

1. The pin in parentheses can be assigned by a program.
2. The number in brackets indicates the pin number for the 100P6F package.

## 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

## 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



**Table 4.12 SFR Information (12) (1)**

Address	Register	Symbol	After Reset
02C0h			
02C1h			
02C2h			
02C3h			
02C4h			
02C5h			
02C6h			
02C7h			
02C8h			
02C9h			
02CAh			
02CBh			
02CCh			
02CDh			
02CEh			
02CFh			
02D0h			
02D1h			
02D2h			
02D3h			
02D4h			
02D5h			
02D6h			
02D7h			
02D8h			
02D9h			
02DAh			
02DBh			
02DCh			
02DDh			
02DEh			
02DFh			
02E0h			
02E1h			
02E2h			
02E3h			
02E4h			
02E5h			
02E6h			
02E7h			
02E8h			
02E9h			
02EAh			
02EBh			
02ECh			
02EDh			
02EEh			
02EFh			
02F0h			
02F1h			
02F2h			
02F3h			
02F4h			
02F5h			
02F6h			
02F7h			
02F8h			
02F9h			
02FAh			
02FBh			
02FCh			
02FDh			
02FEh			
02FFh			

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

**Table 4.15 SFR Information (15) (1)**

Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
2CB7h			XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h			XXh
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h			XXh
2CC2h			XXh
2CC3h			XXh
2CC4h			XXh
2CC5h			XXh
2CC6h			XXh
2CC7h			XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh			XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h			XXh
2CDAh			XXh
2CDBh			XXh
2CDCh			XXh
2CDDh			XXh
2CDEh			XXh
2CDFh			XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h			XXh
2CE3h			XXh
2CE4h			XXh
2CE5h			XXh
2CE6h			XXh
2CE7h			XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h			XXh
2CEAh			XXh
2CEBh			XXh
2CECh			XXh
2CEDh			XXh
2CEEh			XXh
2CEFh			XXh

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

## 5.2 Recommended Operating Conditions

**Table 5.2 Recommended Operating Conditions**  
(VCC = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter			Conditions	Standard			Unit	
					Min.	Typ.	Max.		
Vcc/AVcc	Supply voltage				1.8	—	5.5	V	
Vss/AVss	Supply voltage				—	0	—	V	
VIH	Input “H” voltage	Other than CMOS input			4.0 V ≤ Vcc ≤ 5.5 V	0.8 Vcc	—	Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0.8 Vcc	—	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.9 Vcc	—	Vcc	V
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.35 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	—	Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0.55 Vcc	—	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.65 Vcc	—	Vcc	V
				Input level selection : 0.5 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	—	Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	—	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	—	Vcc	V
				Input level selection : 0.7 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	—	Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	—	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	—	Vcc	V
VIL	Input “L” voltage	Other than CMOS input			4.0 V ≤ Vcc ≤ 5.5 V	0	—	0.2 Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0	—	0.2 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	—	0.05 Vcc	V
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.35 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0	—	0.2 Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0	—	0.2 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	—	0.2 Vcc	V
				Input level selection : 0.5 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0	—	0.4 Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0	—	0.3 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	—	0.2 Vcc	V
				Input level selection : 0.7 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0	—	0.55 Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0	—	0.45 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	—	0.35 Vcc	V
IOH(sum)	Peak sum output “H” current	Sum of all pins IOH(peak)				—	—	–160	mA
IOH(sum)	Average sum output “H” current	Sum of all pins IOH(avg)				—	—	–80	mA
IOH(peak)	Peak output “H” current	Port P10, P11 (2)				—	—	–40	mA
		Other pins				—	—	–10	mA
IOH(avg)	Average output “H” current (1)	Port P10, P11 (2)				—	—	–20	mA
		Other pins				—	—	–5	mA
IoL(sum)	Peak sum output “L” current	Sum of all pins IoL(peak)				—	—	160	mA
IoL(sum)	Average sum output “L” current	Sum of all pins IoL(avg)				—	—	80	mA
IoL(peak)	Peak output “L” current	Port P10, P11 (2)				—	—	40	mA
		Other pins				—	—	10	mA
IoL(avg)	Average output “L” current (1)	Port P10, P11 (2)				—	—	20	mA
		Other pins				—	—	5	mA
f(XIN)	XIN clock input oscillation frequency			2.7 V ≤ Vcc ≤ 5.5 V	—	—	20	MHz	
1.8 V ≤ Vcc < 2.7 V				—	—	5	MHz		
f(XCIN)	XCIN clock input oscillation frequency			1.8 V ≤ Vcc ≤ 5.5 V	—	32.768	50	kHz	
fOCO40M	When used as the count source for timer RC, timer RD, or timer RG (3)			2.7 V ≤ Vcc ≤ 5.5 V	32	—	40	MHz	
fOCO-F	fOCO-F frequency			2.7 V ≤ Vcc ≤ 5.5 V	—	—	20	MHz	
				1.8 V ≤ Vcc < 2.7 V	—	—	5	MHz	
—	System clock frequency			2.7 V ≤ Vcc ≤ 5.5 V	—	—	20	MHz	
				1.8 V ≤ Vcc < 2.7 V	—	—	5	MHz	
f(BCLK)	CPU clock frequency			2.7 V ≤ Vcc ≤ 5.5 V	—	—	20	MHz	
				1.8 V ≤ Vcc < 2.7 V	—	—	5	MHz	

## Notes:

1. The average output current indicates the average value of current measured during 100 ms.
2. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.
3. fOCO40M can be used as the count source for timer RC, timer RD, or timer RG in the range of VCC = 2.7 V to 5.5V.

**Table 5.6 Flash Memory (Program ROM) Characteristics**  
**(VCC = 2.7 to 5.5 V and T<sub>opr</sub> = 0 to 60°C, unless otherwise specified.)**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
—	Program/erase endurance <sup>(1)</sup>		1,000 <sup>(2)</sup>	—	—	times
—	Byte program time		—	80	500	μs
—	Block erase time		—	0.3	—	s
t <sub>d</sub> (SR-SUS)	Time delay from suspend request until suspend		—	—	5 + CPU clock × 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0	—	—	ms
—	Time from suspend until erase restart		—	—	30+CPU clock × 1 cycle	μs
t <sub>d</sub> (CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		—	—	30+CPU clock × 1 cycle	μs
—	Program, erase voltage		2.7	—	5.5	V
—	Read voltage		1.8	—	5.5	V
—	Program, erase temperature		0	—	60	°C
—	Data hold time <sup>(6)</sup>	Ambient temperature = 55°C	20	—	—	year

## Notes:

1. Definition of programming/erasure endurance  
The programming and erasure endurance is defined on a per-block basis.  
If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.  
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
6. The data hold time includes time that the power supply is off or the clock is not supplied.

**Table 5.8 Voltage Detection 0 Circuit Characteristics**  
**(V<sub>CC</sub> = 1.8 to 5.5 V and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V <sub>det0</sub>	Voltage detection level V <sub>det0_0</sub> (1)		1.80	1.90	2.05	V
	Voltage detection level V <sub>det0_1</sub> (1)		2.15	2.35	2.50	V
	Voltage detection level V <sub>det0_2</sub> (1)		2.70	2.85	3.05	V
	Voltage detection level V <sub>det0_3</sub> (1)		3.55	3.80	4.05	V
—	Voltage detection 0 circuit response time (3)	At the falling of V <sub>CC</sub> from 5 V to (V <sub>det0_0</sub> – 0.1) V	—	6	150	μs
—	Voltage detection circuit self power consumption	VCA25 = 1, V <sub>CC</sub> = 5.0 V	—	1.5	—	μA
t <sub>d(E-A)</sub>	Waiting time until voltage detection circuit operation starts (2)		—	—	100	μs

Notes:

1. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
3. Time until the voltage monitor 0 reset is generated after the voltage passes V<sub>det0</sub>.

**Table 5.9 Voltage Detection 1 Circuit Characteristics**  
**(V<sub>CC</sub> = 1.8 to 5.5 V and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V <sub>det1</sub>	Voltage detection level V <sub>det1_0</sub> (1)	At the falling of V <sub>CC</sub>	2.00	2.20	2.40	V
	Voltage detection level V <sub>det1_1</sub> (1)	At the falling of V <sub>CC</sub>	2.15	2.35	2.55	V
	Voltage detection level V <sub>det1_2</sub> (1)	At the falling of V <sub>CC</sub>	2.30	2.50	2.70	V
	Voltage detection level V <sub>det1_3</sub> (1)	At the falling of V <sub>CC</sub>	2.45	2.65	2.85	V
	Voltage detection level V <sub>det1_4</sub> (1)	At the falling of V <sub>CC</sub>	2.60	2.80	3.00	V
	Voltage detection level V <sub>det1_5</sub> (1)	At the falling of V <sub>CC</sub>	2.75	2.95	3.15	V
	Voltage detection level V <sub>det1_6</sub> (1)	At the falling of V <sub>CC</sub>	2.85	3.10	3.40	V
	Voltage detection level V <sub>det1_7</sub> (1)	At the falling of V <sub>CC</sub>	3.00	3.25	3.55	V
	Voltage detection level V <sub>det1_8</sub> (1)	At the falling of V <sub>CC</sub>	3.15	3.40	3.70	V
	Voltage detection level V <sub>det1_9</sub> (1)	At the falling of V <sub>CC</sub>	3.30	3.55	3.85	V
	Voltage detection level V <sub>det1_A</sub> (1)	At the falling of V <sub>CC</sub>	3.45	3.70	4.00	V
	Voltage detection level V <sub>det1_B</sub> (1)	At the falling of V <sub>CC</sub>	3.60	3.85	4.15	V
	Voltage detection level V <sub>det1_C</sub> (1)	At the falling of V <sub>CC</sub>	3.75	4.00	4.30	V
	Voltage detection level V <sub>det1_D</sub> (1)	At the falling of V <sub>CC</sub>	3.90	4.15	4.45	V
	Voltage detection level V <sub>det1_E</sub> (1)	At the falling of V <sub>CC</sub>	4.05	4.30	4.60	V
	Voltage detection level V <sub>det1_F</sub> (1)	At the falling of V <sub>CC</sub>	4.20	4.45	4.75	V
—	Hysteresis width at the rising of V <sub>CC</sub> in voltage detection 1 circuit	V <sub>det1_0</sub> to V <sub>det1_5</sub> selected	—	0.07	—	V
		V <sub>det1_6</sub> to V <sub>det1_F</sub> selected	—	0.10	—	V
—	Voltage detection 1 circuit response time (2)	At the falling of V <sub>CC</sub> from 5 V to (V <sub>det1_0</sub> – 0.1) V	—	60	150	μs
—	Voltage detection circuit self power consumption	VCA26 = 1, V <sub>CC</sub> = 5.0 V	—	1.7	—	μA
t <sub>d(E-A)</sub>	Waiting time until voltage detection circuit operation starts (3)		—	—	100	μs

Notes:

1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V<sub>det1</sub>.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

**Table 5.10 Voltage Detection 2 Circuit Characteristics**  
**(V<sub>CC</sub> = 1.8 to 5.5 V and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V <sub>det2</sub>	Voltage detection level V <sub>det2_0</sub>	At the falling of V <sub>CC</sub>	3.70	4.00	4.30	V
—	Hysteresis width at the rising of V <sub>CC</sub> in voltage detection 2 circuit		—	0.10	—	V
—	Voltage detection 2 circuit response time <sup>(1)</sup>	At the falling of V <sub>CC</sub> from 5 V to (V <sub>det2_0</sub> – 0.1) V	—	20	150	μs
—	Voltage detection circuit self power consumption	VCA27 = 1, V <sub>CC</sub> = 5.0 V	—	1.7	—	μA
t <sub>d(E-A)</sub>	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>		—	—	100	μs

Notes:


1. Time until the voltage monitor 2 interrupt request is generated after the voltage passes V<sub>det2</sub>.
2. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

**Table 5.11 Power-on Reset Circuit Characteristics <sup>(1)</sup>**  
**(T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
t <sub>rth</sub>	External power V <sub>CC</sub> rise gradient		0	—	50000	mV/msec

Note:

1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



**Figure 5.3 Power-on Reset Circuit Characteristics**

**Table 5.12 High-speed On-Chip Oscillator Circuit Characteristics**  
**(V<sub>CC</sub> = 1.8 to 5.5 V and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
—	High-speed on-chip oscillator frequency after reset	V <sub>CC</sub> = 1.8 V to 5.5 V –20°C ≤ T <sub>opr</sub> ≤ 85°C	38.4	40	41.6	MHz
		V <sub>CC</sub> = 1.8 V to 5.5 V –40°C ≤ T <sub>opr</sub> ≤ 85°C	38.0	40	42.0	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register <sup>(1)</sup>	V <sub>CC</sub> = 1.8 V to 5.5 V –20°C ≤ T <sub>opr</sub> ≤ 85°C	35.389	36.864	38.338	MHz
		V <sub>CC</sub> = 1.8 V to 5.5 V –40°C ≤ T <sub>opr</sub> ≤ 85°C	35.020	36.864	38.707	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register	V <sub>CC</sub> = 1.8 V to 5.5 V –20°C ≤ T <sub>opr</sub> ≤ 85°C	30.72	32	33.28	MHz
		V <sub>CC</sub> = 1.8 V to 5.5 V –40°C ≤ T <sub>opr</sub> ≤ 85°C	30.40	32	33.60	MHz
—	Oscillation stability time	V <sub>CC</sub> = 5.0 V, T <sub>opr</sub> = 25°C	—	0.5	3	ms
—	Self power consumption at oscillation	V <sub>CC</sub> = 5.0 V, T <sub>opr</sub> = 25°C	—	400	—	μA

Note:

1. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

**Table 5.13 Low-speed On-Chip Oscillator Circuit Characteristics**  
**(V<sub>CC</sub> = 1.8 to 5.5 V and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
fOCO-S	Low-speed on-chip oscillator frequency		112.5	125	137.5	kHz
—	Oscillation stability time	V <sub>CC</sub> = 5.0 V, T <sub>opr</sub> = 25°C	—	30	100	μs
—	Self power consumption at oscillation	V <sub>CC</sub> = 5.0 V, T <sub>opr</sub> = 25°C	—	3	—	μA
fOCO-WDT	Low-speed on-chip oscillator frequency for the watchdog timer		60	125	250	kHz
—	Oscillation stability time	V <sub>CC</sub> = 5.0 V, T <sub>opr</sub> = 25°C	—	30	100	μs
—	Self power consumption at oscillation	V <sub>CC</sub> = 5.0 V, T <sub>opr</sub> = 25°C	—	2	—	μA

**Table 5.14 Power Supply Circuit Characteristics**  
**(V<sub>CC</sub> = 1.8 to 5.5 V, V<sub>SS</sub> = 0 V, and T<sub>opr</sub> = 25°C, unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
t <sub>d</sub> (P-R)	Time for internal power supply stabilization during power-on <sup>(1)</sup>		—	—	2000	μs

Note:

1. Waiting time until the internal power supply generation circuit stabilizes during power-on.

**Table 5.18 DC Characteristics (2) [4.0 V ≤ V<sub>CC</sub> ≤ 5.5 V]**  
**(T<sub>OPR</sub> = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter		Condition							Standard			Unit
			Oscillation Circuit		On-Chip Oscillator		CPU Clock	Low-Power-Consumption Setting	Other	Min.	Typ. (3)	Max.	
			XIN (2)	XCIN	High-Speed (fOCO-F)	Low-Speed							
Icc	Power supply current (1)	High-speed clock mode	20 MHz	Off	Off	125 kHz	No division	—		—	7.0	15	mA
			16 MHz	Off	Off	125 kHz	No division	—		—	5.6	12.5	mA
			10 MHz	Off	Off	125 kHz	No division	—		—	3.6	—	mA
			20 MHz	Off	Off	125 kHz	Divide-by-8	—		—	3.0	—	mA
			16 MHz	Off	Off	125 kHz	Divide-by-8	—		—	2.2	—	mA
			10 MHz	Off	Off	125 kHz	Divide-by-8	—		—	1.5	—	mA
		High-speed on-chip oscillator mode	Off	Off	20 MHz	125 kHz	No division	—		—	7.0	15	mA
			Off	Off	20 MHz	125 kHz	Divide-by-8	—		—	3.0	—	mA
			Off	Off	4 MHz	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1		—	1	—	mA
		Low-speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0		—	90	400	μA
		Low-speed clock mode	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0		—	100	400	μA
			Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM	—	55	—	μA
		Wait mode	Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock operation	—	15	100	μA
			Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	—	4	90	μA
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode	—	7	—	μA
									LCD drive control circuit (4) When external division resistors are used				
									LCD drive control circuit (5) When the internal voltage multiplier is used				
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode	—	3.5	—	μA
		Stop mode	Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	—	2.0	5.0	μA
			Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	—	15	—	μA
		Power-off mode	Off	Off	Off	Off	—	—	Topr = 25°C	—	0.02	0.2	μA
			Off	Off	Off	Off	—	—	Topr = 85°C	—	0.4	—	μA

Notes:

- V<sub>CC</sub> = 4.0 V to 5.5 V, single chip mode, output pins are open, and other pins are V<sub>SS</sub>.
- XIN is set to square wave input.
- V<sub>CC</sub> = 5.0 V
- V<sub>LCD</sub> = V<sub>CC</sub>, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.
- The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open.



**Table 5.21 DC Characteristics (5) [ $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$ ]**  
**( $T_{opr} = -20\text{ to }85^{\circ}\text{C}$  (N version) /  $-40\text{ to }85^{\circ}\text{C}$  (D version), unless otherwise specified.)**

Symbol	Parameter		Condition	Standard			Unit
				Min.	Typ.	Max.	
VOH	Output "H" voltage	Port P10, P11 (1)	$I_{OH} = -2\text{ mA}$	$V_{CC} - 0.5$	—	$V_{CC}$	V
		Other pins	$I_{OH} = -1\text{ mA}$	$V_{CC} - 0.5$	—	$V_{CC}$	V
		XOUT	$I_{OH} = -200\text{ }\mu\text{A}$	1.0	—	—	V
VOL	Output "L" voltage	Port P10, P11 (1)	$I_{OL} = 2\text{ mA}$	—	—	0.5	V
		Other pins	$I_{OL} = 1\text{ mA}$	—	—	0.5	V
		XOUT	$I_{OL} = 200\text{ }\mu\text{A}$	—	—	0.5	V
VT+-VT-	Hysteresis	$\overline{\text{INT0}}, \overline{\text{INT1}}, \overline{\text{INT2}},$ $\overline{\text{INT3}}, \overline{\text{INT4}}, \overline{\text{INT5}},$ $\overline{\text{INT6}}, \overline{\text{INT7}},$ $\overline{\text{KI0}}, \overline{\text{KI1}}, \overline{\text{KI2}}, \overline{\text{KI3}}, \overline{\text{KI4}},$ $\overline{\text{KI5}}, \overline{\text{KI6}}, \overline{\text{KI7}},$ $\overline{\text{TRAI0}},$ $\overline{\text{TRCIOA}}, \overline{\text{TRCIOB}},$ $\overline{\text{TRCIOC}}, \overline{\text{TRCIOD}},$ $\overline{\text{TRDIOA0}}, \overline{\text{TRDIOB0}},$ $\overline{\text{TRDIOC0}}, \overline{\text{TRDIOD0}},$ $\overline{\text{TRDIOA1}}, \overline{\text{TRDIOB1}},$ $\overline{\text{TRDIOC1}}, \overline{\text{TRDIOD1}},$ $\overline{\text{TRCTRG}}, \overline{\text{TRCCLK}},$ $\overline{\text{TRGCLKA}}, \overline{\text{TRGCLKB}},$ $\overline{\text{TRGIOA}}, \overline{\text{TRGIOB}},$ $\overline{\text{ADTRG}},$ $\overline{\text{RXD0}}, \overline{\text{RXD1}}, \overline{\text{RXD2}},$ $\overline{\text{CLK0}}, \overline{\text{CLK1}}, \overline{\text{CLK2}},$ $\overline{\text{SSI}}, \overline{\text{SCL}}, \overline{\text{SDA}}, \overline{\text{SSO}}$		0.05	0.4	—	V
		$\overline{\text{RESET}}, \overline{\text{WKUP0}}$		0.1	0.8	—	V
I <sub>IH</sub>	Input "H" current		$V_I = 1.8\text{ V}, V_{CC} = 1.8\text{ V}$	—	—	4.0	$\mu\text{A}$
I <sub>IL</sub>	Input "L" current		$V_I = 0\text{ V}, V_{CC} = 1.8\text{ V}$	—	—	-4.0	$\mu\text{A}$
R <sub>PULLUP</sub>	Pull-up resistance		$V_I = 0\text{ V}, V_{CC} = 1.8\text{ V}$	60	160	420	k $\Omega$
R <sub>IXIN</sub>	Feedback resistance	XIN		—	0.3	—	M $\Omega$
R <sub>IXCIN</sub>	Feedback resistance	XCIN		—	14	—	M $\Omega$
V <sub>RAM</sub>	RAM hold voltage		During stop mode	1.8	—	—	V

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P10DDR and P11DDR. When the drive capacity is set to Low, the value of any other pin applies.

**Table 5.22 DC Characteristics (6) [1.8 V ≤ V<sub>CC</sub> < 2.7 V]**  
**(T<sub>opr</sub> = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter		Condition								Standard			Unit
			Oscillation Circuit		On-Chip Oscillator		CPU Clock	Low-Power-Consumption Setting	Other		Min.	Typ. (3)	Max.	
			XIN (2)	XCIN	High-Speed (fOCO-F)	Low-Speed								
I <sub>CC</sub>	Power supply current (1)	High-speed clock mode	5 MHz	Off	Off	125 kHz	No division	—			—	2.2	—	mA
			5 MHz	Off	Off	125 kHz	Divide-by-8	—			—	0.8	—	mA
		High-speed on-chip oscillator mode	Off	Off	5 MHz	125 kHz	No division	—			—	2.5	10	mA
			Off	Off	5 MHz	125 kHz	Divide-by-8	—			—	1.7	—	mA
			Off	Off	4 MHz	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1			—	1	—	mA
		Low-speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0			—	90	300	μA
		Low-speed clock mode	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0			—	90	400	μA
			Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM		—	45	—	μA
		Wait mode	Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock operation		—	15	90	μA
			Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off		—	4	80	μA
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode	LCD drive control circuit (4) When external division resistors are used	—	4	—	μA
									LCD drive control circuit (5) When the internal voltage multiplier is used	—	11	—	μA	
		Stop mode	Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode		—	3.5	—	μA
			Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	T <sub>opr</sub> = 25°C Peripheral clock off		—	2.0	5.0	μA
									T <sub>opr</sub> = 85°C Peripheral clock off		—	13	—	μA
			Power-off mode	Off	Off	Off	Off	—	—	T <sub>opr</sub> = 25°C		—	0.02	0.2
		Off		Off	Off	Off	—	—	T <sub>opr</sub> = 85°C		—	0.3	—	μA

## Notes:

- V<sub>CC</sub> = 1.8 V to 2.7 V, single chip mode, output pins are open, and other pins are V<sub>SS</sub>.
- XIN is set to square wave input.
- V<sub>CC</sub> = 2.2 V
- VLCD = V<sub>CC</sub>, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.
- The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open.





Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)



**Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)**

