



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	88
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 20x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l3a8cdfa-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Programmable	R8C/L35C Group						R8C/L36C Group						R8C/L38C Group						R8C/L3AC Group													
I/O Dort			otai		"0		13		10tal. 02 1/0 pills										10tal: 00 1/0 pills													
1/O Polt	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
P0	~	~	~	~	~	~	~	~	~	~	\checkmark	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~
P1	Ι	-	Ι	-	-	-	-	I	-	I	-	Ι	Ι	-	I	Ι	-	Ι	-	Ι	~	~	~	~	~	~	\checkmark	~	~	~	~	~
P2	~	~	~	~	-	-	-	1	~	~	~	~	Ι	-	Ι	Ι	~	~	~	~	~	~	~	~	~	~	\checkmark	~	~	~	~	~
P3	Ι	-	Ι	-	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~
P4	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	\checkmark	~	~	~	~	~
P5	Ι	-	Ι	-	-	-	-	1	-	1	-	Ι	Ι	-	1	Ι	-	Ι	-	Ι	Ι	Ι	Ι	-	-	-	-	I	~	~	~	~
P6	Ι	-	Ι	-	-	-	-	I	-	I	-	Ι	Ι	-	I	Ι	~	~	~	~	~	~	~	~	~	~	\checkmark	~	~	~	~	~
P7	~	~	~	~	-	-	-	1	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~
P10	Ι	-	Ι	-	-	-	-	1	-	1	-	Ι	Ι	-	1	Ι	-	Ι	-	Ι	Ι	Ι	Ι	-	~	~	\checkmark	~	~	~	~	~
P11	Ι	-	Ι	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~
P12	I	-	I	-	\checkmark	~	~	~	-	1	-	I	~	~	~	~	-	I	-	1	~	~	~	~	-	-	-	Ι	~	\checkmark	~	\checkmark
P13	-	-	-	-	\checkmark	~	~	~	-	1	-	I	~	~	~	~	-	I	-	1	~	~	~	~	~	~	\checkmark	~	~	\checkmark	~	\checkmark

Table 1.2 Programmable I/O Ports Provided for Each Group

Notes:

1. The symbol " \checkmark " indicates a programmable I/O port.

2. The symbol "-" indicates the settings should be made as follows:

- Set 1 to the corresponding bits in the PDi (i = 1 to 3, 5 to 7, and 10 to 13) register.

- Set 0 to the corresponding bits in the Pi (i = 1 to 3, 5 to 7, and 10 to 13) register.

- Set 0 to the corresponding bits in the P10DRR or P11DRR register.

Table 1.3 LCD Display Function Pins Provided for Each Group

						•	•														-											
Shared			L3	5C	Gro	up					L3	6C	Gro	up					L3	8C	Gro	up					L3	AC	Gro	up		
I/O Port		Com	nmo	n oı	itpu	t: Ma	ax. 4	1	(Common output: Max. 8 Common output: Max. 8					3	Common output: Max. 8																
1/0 T 0/1	9	Segr	nen	t ou	tput	Ma	x. 2	4	S	Segr	nent	out	put	Ма	x. 3	2	S	Segment output: Max. 48					Segment output: Max. 56									
P0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0
P1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SEG 11	SEG 10	SEG 9	SEG 8	SEG 15	SEG 14	SEG 13	SEG 12	SEG 11	SEG 10	SEG 9	SEG 8
P2	SEG 23	SEG 22	SEG 21	SEG 20	-	-	-	-	SEG 23	SEG 22	SEG 21	SEG 20	-	-	-	-	SEG 23	SEG 22	SEG 21	SEG 20	SEG 19	SEG 18	SEG 17	SEG 16	SEG 23	SEG 22	SEG 21	SEG 20	SEG 19	SEG 18	SEG 17	SEG 16
P3	-	-	I	I	SEG 27	SEG 26	SEG 25	SEG 24	SEG 31	SEG 30	SEG 29	SEG 28	SEG 27	SEG 26	SEG 25	SEG 24	SEG 31	SEG 30	SEG 29	SEG 28	SEG 27	SEG 26	SEG 25	SEG 24	SEG 31	SEG 30	SEG 29	SEG 28	SEG 27	SEG 26	SEG 25	SEG 24
P4	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32
P5	-	-	I	I	-	-	I	I	-	I	-	-	I	I	I	١	I	I	-	I	I	I	-	-	I	-	-	-	SEG 43	SEG 42	SEG 41	SEG 40
P6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SEG 51	SEG 50	SEG 49	SEG 48	SEG 47	SEG 46	SEG 45	SEG 44	SEG 51	SEG 50	SEG 49	SEG 48	SEG 47	SEG 46	SEG 45	SEG 44
P7	COM 0	COM 1	COM 2	COM 3	-	-	I	I	COM 0	COM 1	COM 2	COM 3	SEG 55	SEG 54	SEG 53	SEG 52	COM 0	COM 1	COM 2	COM 3	SEG 55	SEG 54	SEG 53	SEG 52	COM 0	COM 1	COM 2	COM 3	SEG 55	SEG 54	SEG 53	SEG 52
P12	-	-	-	-	CL2	CL1	-	-	-	-	-	-	CL2	CL1	-	-	-	-	-	-	CL2	CL1	-	1	-	-	-	-	CL2	CL1	-	-
-				V	L1					VL1								VI	_1				VL1									
-				V	L2					VL2								VI	_2				VL2									
				-	-					VL3					VL3						VL3											
-	VL4 VL4						VL4 VL4																									

Notes:

1. The symbol "-" indicates there is no LCD display function. Set the corresponding bits in registers LSE1 to LSE3, LSE5 to LSE7 to 0 for these pins.

2. SEG52 to SEG55 can be used as COM7 to COM4.

The R8C/L35C Group does not have pins SEG52 to SEG55, so 1/8 duty cannot be selected.

3. The R8C/L35C Group does not have the VL3 pin, so 1/4 bias cannot be selected. When the internal voltage multiplier is used, 1/2 bias cannot also be selected.



1.1.3 Specifications

Tables 1.4 to 1.6 list the Specifications.

Table 1.4	Specifications	(1)
-----------	----------------	-----

Item	Function		Specification							
CPU	Central process	ing unit	R8C CPU core							
		0	 Number of fundamental instructions: 89 							
			 Minimum instruction execution time: 							
			50 ns (f(X N) = 20 MHz / CC = 2.7 to 5.5 V)							
			200 ns (f(X N) = 5 MHz, VCC = 1.8 to 5.5 V)							
			• Multiplier: 16 bits \times 16 bits \rightarrow 32 bits							
			• Multiply accumulate instruction: 16 bits \times 16 bits 1.22 bits							
			• Multiply-accumulate instruction. To bits \times To bits $+$ 52 bits \rightarrow 52 bits							
			Operating mode. Single-chip mode (address space: 1 Mbyte)							
wemory	RUM/RAM		Refer to Tables 1.7 to 1.10 Product Lists.							
David	Data fiash		Deven en erest							
Power	voltage detectio	on circuit	Power-on reset Value and the strength of the lange of the strength of							
Supply			Voltage detection 3 (detection level of voltage detection 0 and voltage							
Voltage			detection 1 selectable)							
Detection										
I/O Ports	Programmable	R8C/L35C Group	 CMOS I/O ports: 41, selectable pull-up resistor 							
	I/O ports		High current drive ports: 5							
		R8C/L36C Group	 CMOS I/O ports: 52, selectable pull-up resistor 							
			High current drive ports: 8							
		R8C/L38C Group	CMOS I/O ports: 68, selectable pull-up resistor							
			High current drive ports: 8							
		R8C/L3AC Group	CMOS I/O ports: 88, selectable pull-up resistor							
			 High current drive ports: 16 							
Clock	Clock generatio	n circuits	4 circuits: XIN clock oscillation circuit							
	-		XCIN clock oscillation circuit (32 kHz)							
			High-speed on-chip oscillator (with frequency adjustment function)							
			Low-speed on-chip oscillator							
			 Oscillation stop detection: 							
			XIN clock oscillation stop detection function							
			Frequency divider circuit:							
			Division ratio selectable from 1, 2, 4, 8, and 16							
			• Low-power-consumption modes:							
			Standard operating mode (high-speed clock, low-speed clock, high-							
			speed on-chip oscillator low-speed clock, low-speed clock, high-							
			speed off-only oscillator, tow-speed off-only oscillator), wait mode,							
			Pool time clock (timer PE)							
Intorrunto			A Number of interrupt vectores 60							
interrupts		ROC/LOOC Group	• Number of Interrupt Vectors: 69							
			• External Interrupt: 9 (INT × 5, key input × 4)							
			Priority levels: 7 levels							
		R8C/L36C Group	• Number of Interrupt Vectors: 69							
			• External Interrupt: 12 (INT × 8, key input × 4)							
		D 2 2 4 2 2 2 2	Priority levels: / levels							
		R8C/L38C Group	Number of interrupt vectors: 69							
			• External Interrupt: 16 (INT × 8, key input × 8)							
			Priority levels: 7 levels							
		R8C/L3AC Group	Number of interrupt vectors: 69							
			 External Interrupt: 16 (INT × 8, key input × 8) 							
			Priority levels: 7 levels							
Watchdog	Timer		 14 bits × 1 (with prescaler) 							
Ŭ			 Selectable reset start function 							
			 Selectable low-speed on-chip oscillator for watchdog timer 							
DTC (Data Transfer Controller)			1 channel							
			Activation sources: 38							
			 Transfer modes: 2 (normal mode, repeat mode) 							



Item	Specification
Flash Memory	 Programming and erasure voltage: VCC = 2.7 to 5.5 V
	 Programming and erasure endurance: 10,000 times (data flash)
	1,000 times (program ROM)
	 Program security: ROM code protect, ID code check
	On-chip debug function
	On-board flash rewrite function
	 Background operation (BGO) function
Operating Frequency/	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)
Supply Voltage	f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)
Current Consumption	Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
	Typ. 3.6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
	Typ. 3.5 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz))
	Typ. 2 μ A (VCC = 3.0 V, stop mode)
	Typ. 0.02 μA (VCC = 3.0 V, power-off mode)
Operating Ambient Temperature	-20 to 85°C (N version)
	-40 to 85°C (D version) ⁽¹⁾

Specifications (3) Table 1.6

Note: 1. Specify the D version if D version functions are to be used.



|--|

Current of Apr 2011

Part No	Internal RC	M Capacity	Internal RAM	Package Type	Remarks
i arrivo.	Program ROM	Data Flash	Capacity	r denage rype	Remains
R5F2L387CNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	N Version
R5F2L387CNFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A	
R5F2L388CNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2L388CNFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A	
R5F2L38ACNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38ACNFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L38CCNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38CCNFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L387CDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	D Version
R5F2L387CDFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A	
R5F2L388CDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2L388CDFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A	
R5F2L38ACDFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38ACDFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L38CCDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38CCDFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	





Figure 1.3 Correspondence of Part No., with Memory Size and Package of R8C/L38C Group

1.3 Block Diagrams

Figure 1.5 shows a Block Diagram of R8C/L35C Group. Figure 1.6 shows a Block Diagram of R8C/L36C Group. Figure 1.7 shows a Block Diagram of R8C/L38C Group. Figure 1.8 shows a Block Diagram of R8C/L3AC Group.



RENESAS







P	'in Nun	nber				I/O Pin Functions for Peripheral Modules										
L3AC (Note 2)	L38C	L36C	L35C	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter, Comparator B	LCD drive control circuit				
85 [87]	68	49	40		P0_5						AN9	SEG5				
86 [88]	69	50	41		P0_4						AN8	SEG4				
87 [89]	70	51	42		P0_3						AN7	SEG3				
88 [90]	71	52	43		P0_2						AN6	SEG2				
89 [91]	72	53	44		P0_1						AN5	SEG1				
90 [92]	73	54	45		P0_0						AN4	SEG0				
91 [93]	74	55	46									VL1				
92 [94]	75	56	47									VL2				
93 [95]	76	57										VL3				
94 [96]	77	58	48		P12_3							CL2				
95 [97]	78	59	49		P12_2							CL1				
96 [98]	79	60	50									VL4				
97 [99]					P13_7		TRGCLKB				AN19					
98 [100]					P13_6		TRGIOB				AN18					
99 [1]					P13_5		TRGCLKA				AN17					
100 [2]					P13_4		TRGIOA				AN16					

Pin Name Information by Pin Number (3) Table 1.13

Notes:

The pin in parentheses can be assigned by a program.
 The number in brackets indicates the pin number for the 100P6F package.



2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



3. Memory

Figure 3.1 is a Memory Map of each group. Each group has a 1-Mbyte address space from addresses 00000h to FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



Figure 3.1 Memory Map



Table 4.6	SFR	Information	(6) ⁽¹⁾
-----------	-----	-------------	---------------------------

Address	Register	Symbol	After Reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h			00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h			FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh	Times DD Connect Desister 00	TDDODOO	FFN
014Ch	Timer RD General Register CO	TRUGRCU	FFN
014Dn	Timor BD Conorol Register D0		
014EII		TRUGRUU	FFII
0140	Timor PD Control Pogistor 1		00b
0150h	Timer RD I/O Control Register A1		10001000b
0152h	Timer RD I/O Control Register C1		10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIFR1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h			00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h	·		FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh			FFh
015Ch	Timer RD General Register C1	TRDGRC1	FFh
015Dh			FFh
015Eh	Timer RD General Register D1	TRDGRD1	FFh
015Fh			FFh
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0161h	UART1 Bit Rate Register	U1BRG	XXh
0162h	UART1 Transmit Buffer Register	U1TB	XXh
0163h		1400	XXn
0164h	UART1 Transmit/Receive Control Register 0	0100	000010000
01650	UART1 Transmit/Receive Control Register 1		
0167h	OARTT Receive Duller Register	UIKD	
0168h			
0160h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h	Timer RG Mode Register	TRGMR	0100000b
0171h	Timer RG Count Control Register	TRGCNTC	00h
0172h	Timer RG Control Register	TRGCR	1000000b
0173h	Timer RG Interrupt Enable Register	TRGIER	11110000b
0174h	Timer RG Status Register	TRGSR	11100000b
0175h	Timer RG I/O Control Register	TRGIOR	00h
0176h	Timer RG Counter	TRG	00h
0177h		70.000	00h
0178h	Imer RG General Register A	IRGGRA	FFh
0179h		TROOPR	FFN
017Ah	Imer KG General Kegister B	IKGGKB	
017Ch	Timer PC Coneral Register C	TRCCRC	
		INGGRU	
01755	Timor PG Gonoral Pogistor D	TRACED	EE6
01756	ninei no General Reyister D	INGGRU	FFb
017111			1.1.1

X: Undefined Note: 1. Blank spaces are reserved. No access is allowed.



Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h		-	XXh
010111			AAII
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h			XXh
01001			22222/1/2/1/
01060			UUUUXXXXD
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
0100h			
01001			
01CEn			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01041			
01050			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
UIDEN			
01E0h	Port P0 Pull-Up Control Register	POPUR	00h
01E1h	Port P1 Pull-Up Control Register	P1PUR	00h
01E2h	Port P2 Pull-Up Control Register	P2PUR	00h
01E3h	Port P3 Pull-Up Control Register	P3PUR	00h
01F4h	Port P4 Pull-Up Control Register	P4PUR	00h
01E5h	Port P5 Pull-Up Control Register	PSPUR	00h
01E6h	Port P6 Pull Up Control Register		00h
	Port PZ Dull Un Control Devictor		0011
01E7h	Port P7 Pull-Op Control Register	PIPUR	UUN
01E8h			
01E9h			
01EAh	Port 10 Pull-Up Control Register	P10PUR	00h
01EBh	Port 11 Pull-Up Control Register	P11PUR	00h
01ECh	Port 12 Pull-Up Control Register	P12PUR	00h
01EDh	Port 13 Pull-In Control Register	P13PUR	OOh
01EEb			
	Part D40 Drive Organistic Organization	DIODDD	0.01
01F0h	Port P10 Drive Capacity Control Register	P10DRR	00h
01F1h	Port P11 Drive Capacity Control Register	P11DRR	00h
01F2h			
01F3h			
01F4h			
01E5h	Input Threshold Control Register 0	VITO	00h
01F6h	Input Threshold Control Register 1	VIT1	00h
011 011	Input Threshold Control Degister 2		00h
	Comparator & Control Register 2		001
01F8N	Comparator B Control Register U	INTOMP	UUN
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	External Input Enable Register 1	INTEN1	00h
01FCh	INT Input Filter Select Register 0	INTF	00h
01FDh	INT Input Filter Select Register 1	INTF1	00h
01FFh	Key Input Enable Register 0	KIEN	00h
01556	Key Input Enable Register 1	KIENI1	00b
	I NOY INPUT ENDINE NEGISIEL I		0011

SFR Information (8)⁽¹⁾ Table 4.8

X: Undefined Note: 1. Blank spaces are reserved. No access is allowed.



Table 4.16	SFR Information	(16) ⁽¹⁾
------------	-----------------	---------------------

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
:	1		

2FFFh X: Undefined

Note: 1. Blank spaces are reserved. No access is allowed.

Table 4.17 **ID Code Areas and Option Function Select Area**

Address	Area Name	Symbol	After Reset
:			
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:			
FFDFh	ID1		(Note 2)
:			
FFE3h	ID2		(Note 2)
:			
FFEBh	ID3		(Note 2)
:			
FFEFh	ID4		(Note 2)
:			
FFF3h	ID5		(Note 2)
:			
FFF7h	ID6		(Note 2)
:			
FFFBh	ID7		(Note 2)
:			
FFFFh	Option Function Select Register	OFS	(Note 1)

Notes:

The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. 1. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.

2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.



Symbol	Parameter	Conditions	Standard			Lloit	
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit	
—	Program/erase endurance (1)		1,000 (2)	_	—	times	
—	Byte program time		_	80	500	μS	
—	Block erase time		_	0.3	—	S	
td(SR-SUS)	Time delay from suspend request until suspend		_		5 + CPU clock × 3 cycles	ms	
	Interval from erase start/restart until following suspend request		0		_	ms	
_	Time from suspend until erase restart		_		30+CPU clock × 1 cycle	μS	
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled			_	30+CPU clock × 1 cycle	μS	
—	Program, erase voltage		2.7	_	5.5	V	
—	Read voltage		1.8	_	5.5	V	
_	Program, erase temperature		0	_	60	°C	
_	Data hold time ⁽⁶⁾	Ambient temperature = 55°C	20	_		year	

Table 5.6Flash Memory (Program ROM) Characteristics
(Vcc = 2.7 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.)

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

6. The data hold time includes time that the power supply is off or the clock is not supplied.



Table 5.10Voltage Detection 2 Circuit Characteristics
(Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless
otherwise specified.)

Symbol	Baramatar	Condition	Standard			Linit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level Vdet2_0	At the falling of Vcc	3.70	4.00	4.30	V
—	Hysteresis width at the rising of Vcc in voltage detection 2 circuit			0.10	—	V
—	Voltage detection 2 circuit response time ⁽¹⁾	At the falling of Vcc from $5 \text{ V to } (\text{Vdet2}_0 - 0.1) \text{ V}$		20	150	μS
—	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	_	1.7	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾			_	100	μs

Notes:

1. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.

2. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.11 Power-on Reset Circuit Characteristics ⁽¹⁾ (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Lloit
			Min.	Тур.	Max.	Unit
t rth	External power Vcc rise gradient		0	_	50000	mV/msec

Note:

1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



 tw(por) indicates the duration the external power VCC must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3

Power-on Reset Circuit Characteristics



Symbol	Deremeter		Condition	St	Linit		
Symbol	Pa	Irameter	Condition	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Port P10, P11 (1)	Юн = -2 mA	Vcc - 0.5	—	Vcc	V
		Other pins	Iон = -1 mA	Vcc - 0.5	_	Vcc	V
		XOUT	Юн = -200 μА	1.0	_	—	V
Vol	Output "L" voltage	Port P10, P11 (1)	IOL = 2 mA	—	—	0.5	V
		Other pins	IOL = 1 mA	—	_	0.5	V
		XOUT	IOL = 200 μA	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRAIO, TRCIOA, TRCIOB, TRCIOA, TRCIOB, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOB0, TRDIOC1, TRDIOD1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO		0.05	0.4		V
		RESET, WKUP0		0.1	0.8	_	V
Іін	Input "H" current		VI = 1.8 V, Vcc = 1.8 V		—	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 1.8 V	—		-4.0	μA
Rpullup	Pull-up resistance	1	VI = 0 V, Vcc = 1.8 V	60	160	420	kΩ
RfXIN	Feedback resistance	XIN		_	0.3		MΩ
RfxCIN	Feedback resistance	XCIN		_	14	—	MΩ
Vram	RAM hold voltage		During stop mode	1.8	_	—	V

Table 5.21DC Characteristics (5) [1.8 V \leq Vcc < 2.7 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.



5.5 AC Characteristics

Table 5.23Timing Requirements of Synchronous Serial Communication Unit (SSU)
(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C
(D version), unless otherwise specified.)

Symbol	Parameter		Conditions		Lloit		
Symbol			Conditions	Min.	Тур.	Max.	Offic
tsucyc	SSCK clock cycle time			4	_	—	tcyc (1)
tнı	SSCK clock "H" width			0.4	_	0.6	tsucyc
tlo	SSCK clock "L" width			0.4	_	0.6	tsucyc
trise	SSCK clock rising	Master		—	_	1	tcyc (1)
	time	Slave		—	_	1	μS
TFALL	SSCK clock falling	Master		—	_	1	tcyc (1)
	time	Slave		—	_	1	μS
tsu	SSO, SSI data input setup time			100	_	—	ns
tн	SSO, SSI data input hold time			1	—	—	tcyc (1)
tlead	SCS setup time	Slave		1tcyc + 50	—	—	ns
tlag	SCS hold time	Slave		1tcyc + 50	_	—	ns
tod	SSO, SSI data output delay time			—	_	1	tcyc (1)
tSA	SSI slave access time		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	—	_	1.5tcyc + 100	ns
			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	—	_	1.5tcyc + 200	ns
tor	SSI slave out open time		$2.7~V \leq Vcc \leq 5.5~V$		—	1.5tcyc + 100	ns
			$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	_	_	1.5tcyc + 200	ns

Note:

1. 1tcyc = 1/f1(s)















General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.