



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
lumber of I/O	88
rogram Memory Size	96KB (96K x 8)
rogram Memory Type	FLASH
EPROM Size	4K x 8
AM Size	10K x 8
oltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
ata Converters	A/D 20x10b; D/A 2x8b
scillator Type	Internal
perating Temperature	-40°C ~ 85°C (TA)
ounting Type	Surface Mount
ackage / Case	100-BQFP
upplier Device Package	100-QFP (14x20)
urchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l3aacdfa-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1.2 Programmable I/O Ports Provided for Each Group

					C C		•							3rou	•				8C/				•							∋roι	•	
Programmable		Т	otal	: 41	I/O	pin	ıs			Т	otal	: 52	I/C	) pin	ıs			Т	otal	: 68	I/O	pin	S			Т	otal	: 88	I/C	pin	S	
I/O Port	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
P0	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>✓</b>	✓	✓	<b>✓</b>	<b>✓</b>	✓	✓	✓	<b>✓</b>	<b>✓</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
P1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	✓	✓	✓	✓	<b>✓</b>	✓	✓	✓	✓	✓	✓	✓
P2	<b>✓</b>	✓	✓	<b>✓</b>	-	-	-	-	✓	✓	✓	✓	-	-	-	-	✓	✓	✓	✓	✓	✓	<b>✓</b>	<b>✓</b>	✓	✓	✓	✓	✓	<b>✓</b>	✓	✓
P3	-	-	-	-	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>✓</b>	<b>✓</b>	✓	✓	✓	✓	✓	<b>✓</b>	<b>✓</b>	✓
P4	✓	<b>✓</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
P5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	✓	✓	✓	✓
P6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	✓	✓	✓	✓	✓	✓	<b>✓</b>	<b>✓</b>	✓	✓	✓	✓	✓	<b>✓</b>	✓	✓
P7	✓	✓	<b>✓</b>	<b>✓</b>	-	-	-	-	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>✓</b>	<b>✓</b>	✓	✓	✓	✓	✓	✓	✓	✓
P10	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	✓	✓	✓	✓	✓	✓	✓	✓
P11	-	-	-	<b>✓</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>✓</b>	<b>✓</b>	✓	✓	✓	✓	✓	<b>✓</b>	<b>✓</b>	✓
P12	1	-	-	-	✓	✓	✓	✓	-	-	-	-	✓	✓	✓	✓	_	-	-	-	✓	✓	✓	✓	-	-	-	-	<b>✓</b>	✓	✓	✓
P13	-	-	-	ı	✓	✓	✓	✓	-	-	-	-	✓	✓	✓	✓	-	-	-	-	✓	✓	✓	✓	<b>✓</b>	✓	✓	✓	✓	✓	✓	✓

- 1. The symbol "√" indicates a programmable I/O port.
- 2. The symbol "-" indicates the settings should be made as follows:
  - Set 1 to the corresponding bits in the PDi (i = 1 to 3, 5 to 7, and 10 to 13) register.
  - Set 0 to the corresponding bits in the Pi (i = 1 to 3, 5 to 7, and 10 to 13) register.
  - Set 0 to the corresponding bits in the P10DRR or P11DRR register.

Table 1.3 LCD Display Function Pins Provided for Each Group

Shared	(	Com			Gro itput	up :: Ma	ax. 4	1	(	Com			Gro itput	•	ax. 8	3	(	Com	L3 nmo		Gro itput	•	ax. 8	3	(	Com			Gro itput	•	ax. 8	3
I/O Port	y)	Segn	nen	t out	put:	Ма	x. 2	4	Segment output: Max. 32						Segment output: Max. 48						Segment output: Max. 56											
P0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0
P1	1	1	1	1	1	- 1	1	1	- 1	- 1	-	1	1	-	-	-	-	1	-	-	SEG 11	SEG 10	SEG 9	SEG 8	SEG 15	SEG 14	SEG 13	SEG 12	SEG 11	SEG 10	SEG 9	SEG 8
P2	SEG 23	SEG 22	SEG 21	SEG 20	-	-	-	-	SEG 23	SEG 22	SEG 21	SEG 20	-	-	-	-	SEG 23	SEG 22	SEG 21	SEG 20	SEG 19	SEG 18	SEG 17	SEG 16	SEG 23	SEG 22	SEG 21	SEG 20	SEG 19	SEG 18	SEG 17	SEG 16
P3	-	-	-	-	SEG 27	SEG 26	SEG 25	SEG 24	SEG 31	SEG 30	SEG 29	SEG 28	SEG 27	SEG 26	SEG 25	SEG 24	SEG 31	SEG 30	SEG 29	SEG 28	SEG 27	SEG 26	SEG 25	SEG 24	SEG 31	SEG 30	SEG 29	SEG 28	SEG 27	SEG 26	SEG 25	SEG 24
P4	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32
P5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SEG 43	SEG 42	SEG 41	SEG 40
P6	-	-	-	-	-	1	-	-	1	-	-	1	-	-	-	-	SEG 51	SEG 50	SEG 49	SEG 48	SEG 47	SEG 46	SEG 45	SEG 44	SEG 51	SEG 50	SEG 49	SEG 48	SEG 47	SEG 46	SEG 45	SEG 44
P7	COM 0	COM 1	COM 2	COM 3	-	- 1	-	-	COM 0	COM 1	COM 2	COM 3	SEG 55	SEG 54	SEG 53	SEG 52	COM 0	COM 1	COM 2	COM 3	SEG 55	SEG 54	SEG 53	SEG 52	COM 0	COM 1	COM 2	COM 3	SEG 55	SEG 54	SEG 53	SEG 52
P12	-	-	-	-	CL2	CL1	-	-	-	-	-	-	CL2	CL1	-	-	-	-	-	-	CL2	CL1	-	-	-	-	-	-	CL2	CL1	-	-
=				VI	L1							VI	_1							VI	_1							V	L1			
_				VI	L2							VI	_2							VI	_2							VI	L2			
_				-	-							VI	_3							VI	_3							VI	L3			
_				VI	<b>_4</b>					VL4					VL4				VL4													

- 1. The symbol "-" indicates there is no LCD display function. Set the corresponding bits in registers LSE1 to LSE3, LSE5 to LSE7 to 0 for these pins.
- SEG52 to SEG55 can be used as COM7 to COM4.
   The R8C/L35C Group does not have pins SEG52 to SEG55, so 1/8 duty cannot be selected.
- 3. The R8C/L35C Group does not have the VL3 pin, so 1/4 bias cannot be selected. When the internal voltage multiplier is used, 1/2 bias cannot also be selected.



# 1.1.3 Specifications

Tables 1.4 to 1.6 list the Specifications.

Table 1.4 Specifications (1)

Item	Specifica Fu	nction	Specification				
CPU	Central process		R8C CPU core				
		3	Number of fundamental instructions: 89				
			Minimum instruction execution time:				
			50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)				
			200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V)				
			Multiplier: 16 bits × 16 bits → 32 bits				
			<ul> <li>Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits</li> </ul>				
			Operating mode: Single-chip mode (address space: 1 Mbyte)				
Memory	ROM/RAM		Refer to Tables 1.7 to 1.10 Product Lists.				
,	Data flash						
Power	Voltage detection	on circuit	Power-on reset				
Supply	3		Voltage detection 3 (detection level of voltage detection 0 and voltage)				
Voltage			detection 1 selectable)				
Detection			,				
I/O Ports	Programmable	R8C/L35C Group	CMOS I/O ports: 41, selectable pull-up resistor				
	I/O ports		High current drive ports: 5				
	'	R8C/L36C Group	CMOS I/O ports: 52, selectable pull-up resistor				
			High current drive ports: 8				
		R8C/L38C Group	CMOS I/O ports: 68, selectable pull-up resistor				
			High current drive ports: 8				
		R8C/L3AC Group	CMOS I/O ports: 88, selectable pull-up resistor				
		'	High current drive ports: 16				
Clock	Clock generatio	n circuits	4 circuits: XIN clock oscillation circuit				
	3		XCIN clock oscillation circuit (32 kHz)				
			High-speed on-chip oscillator (with frequency adjustment function)				
			Low-speed on-chip oscillator				
			Oscillation stop detection:				
			XIN clock oscillation stop detection function				
			Frequency divider circuit:				
			Division ratio selectable from 1, 2, 4, 8, and 16				
			Low-power-consumption modes:				
			Standard operating mode (high-speed clock, low-speed clock, high-				
			speed on-chip oscillator, low-speed on-chip oscillator), wait mode,				
			stop mode, power-off mode				
			Real-time clock (timer RE)				
Interrupts		R8C/L35C Group	Number of interrupt vectors: 69				
			• External Interrupt: 9 (INT × 5, key input × 4)				
			Priority levels: 7 levels				
		R8C/L36C Group	Number of interrupt vectors: 69				
			• External Interrupt: 12 (INT × 8, key input × 4)				
			Priority levels: 7 levels				
		R8C/L38C Group	Number of interrupt vectors: 69				
			• External Interrupt: 16 (INT × 8, key input × 8)				
			Priority levels: 7 levels				
		R8C/L3AC Group	Number of interrupt vectors: 69				
		• External Interrupt: 16 (INT × 8, key input × 8)					
			Priority levels: 7 levels				
Watchdog	Timer	1	• 14 bits × 1 (with prescaler)				
			Selectable reset start function				
			Selectable low-speed on-chip oscillator for watchdog timer				
DTC (Data	Transfer Contro	ller)	• 1 channel				
- (= 3.10		,	Activation sources: 38				
			Transfer modes: 2 (normal mode, repeat mode)				

Specifications (3) Table 1.6

Item	Specification
Flash Memory	<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>
	Programming and erasure endurance: 10,000 times (data flash)
	1,000 times (program ROM)
	Program security: ROM code protect, ID code check
	On-chip debug function
	On-board flash rewrite function
	Background operation (BGO) function
Operating Frequency/	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)
Supply Voltage	f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)
Current Consumption	Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
	Typ. 3.6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
	Typ. 3.5 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz))
	Typ. 2 $\mu$ A (VCC = 3.0 V, stop mode)
	Typ. $0.02 \mu A$ (VCC = $3.0 \text{ V}$ , power-off mode)
Operating Ambient Temperature	-20 to 85°C (N version)
	-40 to 85°C (D version) (1)

Note:
 1. Specify the D version if D version functions are to be used.




Figure 1.11 Pin Assignment (Top View) of PLQP0080KB-A and PLQP0080JA-A Packages

Pin Name Information by Pin Number (3) **Table 1.13** 

Р	in Nun	nber					I/O	Pin Functions	for Per	ipheral	Modules	
L3AC (Note 2)	L38C	L36C	L35C	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator B	LCD drive control circuit
85 [87]	68	49	40		P0_5						AN9	SEG5
86 [88]	69	50	41		P0_4						AN8	SEG4
87 [89]	70	51	42		P0_3						AN7	SEG3
88 [90]	71	52	43		P0_2						AN6	SEG2
89 [91]	72	53	44		P0_1						AN5	SEG1
90 [92]	73	54	45		P0_0						AN4	SEG0
91 [93]	74	55	46									VL1
92 [94]	75	56	47									VL2
93 [95]	76	57										VL3
94 [96]	77	58	48		P12_3							CL2
95 [97]	78	59	49		P12_2							CL1
96 [98]	79	60	50									VL4
97 [99]					P13_7		TRGCLKB				AN19	İ
98 [100]					P13_6		TRGIOB				AN18	
99 [1]					P13_5		TRGCLKA				AN17	
100 [2]					P13_4		TRGIOA				AN16	

- The pin in parentheses can be assigned by a program.
   The number in brackets indicates the pin number for the 100P6F package.

## 1.5 Pin Functions

Tables 1.14 and 1.15 list Pin Functions for R8C/L3AC Group.

Table 1.14 Pin Functions for R8C/L3AC Group (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	-	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	ı	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Driving this pin low resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
Power-off mode exit input	WKUP0	I	This pin is provided for input to exit the mode used in power-off mode. Connect to VSS when not using power-off mode.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic oscillator or a crystal oscillator between pins
XIN clock output	XOUT	0	XIN and XOUT. <sup>(1)</sup> To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between pins XCIN and XCOUT. (1)
XCIN clock output	XCOUT	0	To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INT0 to INT7	1	INT interrupt input pins.
Key input interrupt	KI0 to KI7	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	ı	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	ı	External clock input pin
Timer RE	TREO	0	Divided clock output pin
Timer RG	TRGCLKA, TRGCLKB	ı	Timer RG input pins
	TRGIOA, TRGIOB	I/O	Timer RG I/O pins
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	I	Serial data input pins
	TXD0, TXD1, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I <sup>2</sup> C mode clock I/O pin
	SDA2	I/O	I <sup>2</sup> C mode data I/O pin

I: Input

O: Output

I/O: Input and output

Note:

1. Contact the oscillator manufacturer for oscillation characteristics.

Table 1.15 Pin Functions for R8C/L3AC Group (2)

Item	Pin Name	I/O Type	Description
I <sup>2</sup> C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin for the A/D converter and the D/A converter
A/D converter	AN0 to AN11	I	A/D converter analog input pins
	ADTRG	I	A/D external trigger input pin
D/A converter	DA0, DA1	0	D/A converter output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O ports	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0, P5_3, P6_0 to P6_7 P7_0 to P7_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_3, P13_0 to P13_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually.  Any port set to input can be set to use a pull-up resistor or not by a program.  Ports P10_0 to P10_7 and P11_0 to P11_7 can be used as LED drive ports.
Segment output	SEG0 to SEG55	0	LCD segment output pins
Common output	COM0 to COM7	0	LCD common output pins
Voltage multiplier capacity connect pins	CL1, CL2	0	Connect pins for the LCD control voltage multiplier
LCD power supply	VL1	I/O	Apply the voltage: $0 \le VL1 \le VL2 \le VL3 \le VL4$ .
	VL2 to VL4	I	VL1 can be used as the reference potential input or output pin when setting the voltage multiplier.

I: Input Note: O: Output

I/O: Input and output

1. Contact the oscillator manufacturer for oscillation characteristics.

SFR Information (8) (1) Table 4.8

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h	1		XXh
01C2h	1		0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C3h	Address Match Interrupt Enable Register 0	RMAD1	XXh
	Address Match Interrupt Register 1	KWADI	
01C5h	4		XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D0h	-		
01D111			
01D2h 01D3h	+		
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh	-		
01DEn			
	Part DO Dull Ha Cantral Davistan	DODLID	0.01-
01E0h	Port P0 Pull-Up Control Register	POPUR	00h
01E1h	Port P1 Pull-Up Control Register	P1PUR	00h
01E2h	Port P2 Pull-Up Control Register	P2PUR	00h
01E3h	Port P3 Pull-Up Control Register	P3PUR	00h
01E4h	Port P4 Pull-Up Control Register	P4PUR	00h
01E5h	Port P5 Pull-Up Control Register	P5PUR	00h
01E6h	Port P6 Pull-Up Control Register	P6PUR	00h
01E7h	Port P7 Pull-Up Control Register	P7PUR	00h
01E8h		-	
01E9h			
01EAh	Port 10 Pull-Up Control Register	P10PUR	00h
		P11PUR	
01EBh	Port 11 Pull-Up Control Register		00h
01ECh	Port 12 Pull-Up Control Register	P12PUR	00h
01EDh	Port 13 Pull-Up Control Register	P13PUR	00h
01EEh			
01EFh			
01F0h	Port P10 Drive Capacity Control Register	P10DRR	00h
01F1h	Port P11 Drive Capacity Control Register	P11DRR	00h
01F2h	<u> </u>		
01F3h			
01F4h			
01F5h	Input Threshold Control Register 0	VLT0	00h
	Input Threshold Control Register 1	VLT1	
01F6h			00h
01F7h	Input Threshold Control Register 2	VLT2	00h
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	External Input Enable Register 1	INTEN1	00h
	INT Input Filter Select Register 0	INTF	00h
01FCh			
01FCh 01FDh		INTF1	00h
01FCh 01FDh 01FEh	INT Input Filter Select Register 1 Key Input Enable Register 0	INTF1 KIEN	00h 00h

X: Undefined
Note:
1. Blank spaces are reserved. No access is allowed.

SFR Information (9) (1) Table 4.9

Address	Register	Symbol	After Reset
0200h	LCD Control Register	LCR0	00h
0200H	LCD Bias Control Register	LCR1	00h
0201h	LCD Dias Control Register	LCR2	X0000000b
0202h	LCD Display Control Register LCD Clock Control Register		
0203h 0204h	LCD Clock Control Register	LCR3	00h
0205h	1.00 0 .0 1 .0	1.050	201
0206h	LCD Port Select Register 0	LSE0	00h
0207h	LCD Port Select Register 1	LSE1	00h
0208h	LCD Port Select Register 2	LSE2	00h
0209h	LCD Port Select Register 3	LSE3	00h
020Ah	LCD Port Select Register 4	LSE4	00h
020Bh	LCD Port Select Register 5	LSE5	00h
020Ch	LCD Port Select Register 6	LSE6	00h
020Dh	LCD Port Select Register 7	LSE7	00h
020Eh			
020Fh			
0210h	LCD Display Data Register	LRA0L	XXh
0211h		LRA1L	XXh
0212h		LRA2L	XXh
0213h		LRA3L	XXh
0214h		LRA4L	XXh
0215h		LRA5L	XXh
0216h		LRA6L	XXh
0217h		LRA7L	XXh
0218h		LRA8L	XXh
0219h		LRA9L	XXh
021Ah		LRA10L	XXh
021Bh		LRA11L	XXh
021Ch		LRA12L	XXh
021Dh		LRA13L	XXh
021Eh		LRA14L	XXh
021Fh		LRA15L	XXh
0220h		LRA16L	XXh
0221h		LRA17L	XXh
0222h		LRA18L	XXh
0223h		LRA19L	XXh
0224h		LRA20L	XXh
0225h		LRA21L	XXh
0226h		LRA22L	XXh
0227h		LRA23L	XXh
0228h		LRA24L	XXh
0229h		LRA25L	XXh
022Ah		LRA26L	XXh
022Bh		LRA27L	XXh
022Ch	1	LRA28L	XXh
022Dh		LRA29L	XXh
022Eh	1	LRA30L	XXh
022Fh		LRA31L	XXh
0230h		LRA32L	XXh
0231h		LRA33L	XXh
0231h		LRA34L	XXh
22221		1.0.4.0.51	100
0233h 0234h		LRA35L LRA36L	XXh
0234n 0235h		LRA37L	XXh
0235h		LRA37L LRA38L	XXh
0230H		LRA39L	XXh
0237fi 0238h		LRA39L LRA40L	XXh
0239h		LRA40L LRA41L	XXh
		LRA41L LRA42L	
023Ah 023Bh		LRA42L LRA43L	XXh XXh
	1	IDAAAI	
023Ch		LRA44L	XXh
023Dh		LRA45L	XXh

X: Undefined

Note:

1. Blank spaces are reserved. No access is allowed.

SFR Information (10) (1) **Table 4.10** 

	D ::		A(: D :
Address	Register	Symbol	After Reset
0240h	LCD Display Data Register	LRA48L	XXh
0241h		LRA49L	XXh
0242h		LRA50L	XXh
0243h		LRA51L	XXh
0244h		LRA52L	XXh
0245h		LRA53L	XXh
0246h		LRA54L	XXh
0247h		LRA55L	XXh
0248h		E.O.COE	7011
0249h			
0249h			
024An			
024Ch			
024Dh			
024Eh			
024Fh			
0250h			
0251h			
0252h			
0253h			
0254h			
0255h			
0256h			+
0257h			
0258h			
0259h			
025Ah			
025Bh			
025Ch			
025Dh			
025Eh			
025Fh			
0260h			
0261h			
0262h			
0263h			
0264h			
0265h			
0266h			
0267h			
0268h			
0269h			
026Ah			
026Bh			
026Ch			
026Dh			<del> </del>
026Eh			
026Fh			+
028FII 0270h	LCD Display Control Data Register	LRA0H	XXh
	Lob Display Cultiful Data Negister		
0271h		LRA1H	XXh
0272h		LRA2H	XXh
0273h		LRA3H	XXh
0274h		LRA4H	XXh
0275h		LRA5H	XXh
0276h		LRA6H	XXh
0277h		LRA7H	XXh
0278h		LRA8H	XXh
0279h	1	LRA9H	XXh
027Ah		LRA10H	XXh
027An		LRA11H	XXh
	1	LRATIN LRA12H	
027Ch			XXh
027Dh		LRA13H	XXh
027Eh		LRA14H LRA15H	XXh XXh
027Fh			

X: Undefined
Note:

1. Blank spaces are reserved. No access is allowed.

SFR Information (15) (1) **Table 4.15** 

	5		A 6 D
Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h	-		XXh
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
	<u> </u>		
2CB6h			XXh
2CB7h			XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
	- BTO CONTO Bata 15	B10B10	
2CB9h			XXh
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h			XXh
2CC2h	=		XXh
	4		
2CC3h	_		XXh
2CC4h			XXh
2CC5h	1		XXh
2CC6h	-		
	4		XXh
2CC7h			XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h	- D TO COMMON DAMA TO	2.02	XXh
2CCAh			XXh
2CCBh			XXh
2CCCh	7		XXh
	<u> </u>		
2CCDh			XXh
2CCEh			XXh
2CCFh			XXh
2CD0h	DTC Control Data 10	DTCD40	
	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h			XXh
	-{		
2CDAh			XXh
2CDBh			XXh
2CDCh	1		XXh
2CDDh	=		XXh
	4		
2CDEh	_		XXh
2CDFh			XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
		13.0520	
2CE1h	4		XXh
2CE2h			XXh
2CE3h	-		XXh
2CE3h	<u>-</u>		XXh
2CE4h			XXh
2CE4h 2CE5h			XXh XXh
2CE4h	- - - -		XXh
2CE4h 2CE5h 2CE6h	- - - - -		XXh XXh XXh
2CE4h 2CE5h 2CE6h 2CE7h		D. C.	XXh XXh XXh XXh
2CE4h 2CE5h 2CE6h 2CE7h 2CE8h	DTC Control Data 21	DTCD21	XXh XXh XXh XXh XXh
2CE4h 2CE5h 2CE6h 2CE7h 2CE8h 2CE9h	DTC Control Data 21	DTCD21	XXh XXh XXh XXh
2CE4h 2CE5h 2CE6h 2CE7h 2CE8h 2CE9h	DTC Control Data 21	DTCD21	XXh XXh XXh XXh XXh XXh
2CE4h 2CE5h 2CE6h 2CE7h 2CE8h 2CE9h 2CEAh	DTC Control Data 21	DTCD21	XXh XXh XXh XXh XXh XXh XXh
2CE4h 2CE5h 2CE6h 2CE7h 2CE8h 2CE9h 2CEAh 2CEBh	DTC Control Data 21	DTCD21	XXh
2CE4h 2CE5h 2CE6h 2CE7h 2CE8h 2CE9h 2CEAh 2CEBh 2CEBh	DTC Control Data 21	DTCD21	XXh
2CE4h 2CE5h 2CE6h 2CE7h 2CE8h 2CE9h 2CEAh 2CEBh 2CEBh	DTC Control Data 21	DTCD21	XXh
2CE4h 2CE5h 2CE6h 2CE7h 2CE8h 2CE9h 2CEAh 2CEBh 2CEBh 2CEBh 2CECh	DTC Control Data 21	DTCD21	XXh
2CE4h 2CE5h 2CE6h 2CE7h 2CE8h 2CE9h 2CEAh 2CEBh 2CEBh	DTC Control Data 21	DTCD21	XXh

X: Undefined
Note:

1. Blank spaces are reserved. No access is allowed.




Figure 5.1 Ports P0 to P4, P5\_0 to P5\_3, P6, P7, P10, P11, P12\_0 to P12\_3, and P13 Timing Measurement Circuit

Table 5.6 Flash Memory (Program ROM) Characteristics (Vcc = 2.7 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.)

Symbol	Parameter	Conditions		Stand	lard	Unit	
Symbol	Farameter	r arameter Conditions		Min. Typ. Max.			
_	Program/erase endurance (1)		1,000 (2)	_	_	times	
_	Byte program time		_	80	500	μS	
_	Block erase time		_	0.3	_	S	
td(SR-SUS)	Time delay from suspend request until suspend		_	_	5 + CPU clock × 3 cycles	ms	
_	Interval from erase start/restart until following suspend request		0	_	_	ms	
_	Time from suspend until erase restart		_	_	30+CPU clock × 1 cycle	μS	
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		_	_	30+CPU clock × 1 cycle	μS	
_	Program, erase voltage		2.7	_	5.5	V	
_	Read voltage		1.8	_	5.5	V	
_	Program, erase temperature		0	_	60	°C	
_	Data hold time (6)	Ambient temperature = 55°C	20	_	_	year	

- 1. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.
  - If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
  - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 6. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.7 Flash Memory (Data flash Block A to Block D) Characteristics (Vcc = 2.7 to 5.5 V and  $T_{opr} = -20$  to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Cumbal	Doromotor	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance (1)		10,000 (2)	_	_	times
_	Byte program time (program/erase endurance ≤ 1,000 times)			160	1500	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	300	1500	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	1	S
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_	5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	_	ms
_	Time from suspend until erase restart		_	_	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled			_	30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		-20 <sup>(6)</sup>	_	85	°C
_	Data hold time (7)	Ambient temperature = 55 °C	20	_	_	year

- 1. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.
  - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
  - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 6. –40°C for D version.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.8 Voltage Detection 0 Circuit Characteristics (Vcc = 1.8 to 5.5 V and  $T_{opr} = -20$  to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Unit			
Symbol	Farameter	Condition	Min.	Тур.	Max.	Uill	
Vdet0	Voltage detection level Vdet0_0 (1)		1.80	1.90	2.05	V	
	Voltage detection level Vdet0_1 (1)		2.15	2.35	2.50	V	
	Voltage detection level Vdet0_2 (1)		2.70	2.85	3.05	V	
	Voltage detection level Vdet0_3 (1)		3.55	3.80	4.05	V	
_	Voltage detection 0 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet0_0 – 0.1) V	_	6	150	μS	
_	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	1.5	_	μА	
td(E-A)	Waiting time until voltage detection circuit operation starts (2)		ı	_	100	μS	

- 1. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 3. Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.

Table 5.9 Voltage Detection 1 Circuit Characteristics (VCC = 1.8 to 5.5 V and  $T_{opr} = -20$  to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level Vdet1_0 (1)	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 (1)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 (1)	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 (1)	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (1)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 (1)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 (1)	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level Vdet1_7 (1)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 (1)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level Vdet1_9 (1)	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level Vdet1_A (1)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B (1)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C (1)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level Vdet1_D (1)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level Vdet1_E (1)	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F (1)	At the falling of Vcc	4.20	4.45	4.75	V
_	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	_	0.07	_	V
		Vdet1_6 to Vdet1_F selected	_	0.10	_	V
_	Voltage detection 1 circuit response time (2)	At the falling of Vcc from 5 V to (Vdet1_0 – 0.1) V	_	60	150	μS
_	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	_	1.7	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		_	_	100	μS

- 1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.



## 5.4 DC Characteristics

Table 5.17 DC Characteristics (1) [4.0 V  $\leq$  Vcc  $\leq$  5.5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Par	rameter	C	ondition	St		Unit	
Symbol	i didilicioi			Dialion	Min.	Тур.	Max.	Ullit
Vон	Output "H" voltage	Port P10, P11 <sup>(1)</sup>	Vcc = 5V	Iон = −20 mA	Vcc - 2.0	_	Vcc	V
		Other pins	Vcc = 5V	Iон = −5 mA	Vcc - 2.0	_	Vcc	V
		XOUT	Vcc = 5V	IOH = -200 μA	1.0	_	_	V
Vol	Output "L" voltage	Port P10, P11 <sup>(1)</sup>	Vcc = 5V	IoL = 20 mA	_	_	2.0	V
		Other pins	Vcc = 5V	IoL = 5 mA	_	_	2.0	V
		XOUT	Vcc = 5V	IoL = 200 μA	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KIO, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRAIO, TRCIOA, TRCIOA, TRCIOA, TRDIOAO, TRGIOA, TRGCLKA, TRGCLKA, TRGCLKA, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXDO, RXD1, RXD2, CLKO, CLK1, CLK2, SSI, SCL, SDA, SSO  RESET, WKUPO			0.05	1.0		V
Іін	Input "H" current		VI = 5.0 V, Vcc =	: 5.0 V	_	_	5.0	μА
lil.	Input "L" current		VI = 0 V, Vcc = 5		_		-5.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5		25	50	100	kΩ
RfXIN	Feedback resistance	XIN			_	0.3	_	ΜΩ
RfXCIN	Feedback resistance	XCIN				14	_	ΜΩ
VRAM	RAM hold voltage		During stop mod	e	1.8	_	_	V

<sup>1.</sup> This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.

Table 5.25 External Clock Input (XIN, XCIN) (Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

		Standard						
Symbol	Parameter	Vcc = 2.2V,	Vcc = 2.2V, Topr = 25°C		Vcc = 3V, Topr = 25°C		$Vcc = 5V$ , $Topr = 25^{\circ}C$	
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(XIN)	XIN input cycle time	200	_	50	_	50	_	ns
twh(xin)	XIN input "H" width	90	_	24	_	24	_	ns
tWL(XIN)	XIN input "L" width	90	_	24	_	24	_	ns
tc(XCIN)	XCIN input cycle time	14	_	14	_	14	_	μS
twh(xcin)	XCIN input "H" width	7	_	7	_	7	_	μS
tWL(XCIN)	XCIN input "L" width	7	_	7	_	7	_	μS




Figure 5.8 External Clock Input Timing Diagram

Table 5.26 Timing Requirements of TRAIO (VCC = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

				Stan	dard			
Symbol	Parameter	Vcc = 2.2V, Topr = 25°C		Vcc = 3V, Topr = 25°C		$Vcc = 5V$ , $Topr = 25^{\circ}C$		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TRAIO)	TRAIO input cycle time	500	_	300	_	100	_	ns
twh(traio)	TRAIO input "H" width	200	_	120	_	40	_	ns
tWL(TRAIO)	TRAIO input "L" width	200	_	120	_	40	_	ns






Figure 5.9 Input Timing of TRAIO





REVISION HISTORY	R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group Datasheet
------------------	---

Rev.	Date		Description
Rev.	Date	Page	Summary
0.10	Oct 30, 2009	_	First Edition issued
0.20	Apr 15, 2011	6	Table 1.6 Function deleted, Current consumption revised
		7	1.2 "of R8C/Lx Series" → "for Each Group"
		7 to 10	Tables 1.7 to 1.10 revised
		24	Table 1.15 "Voltage detection circuit" deleted
		29	4. Special Function Registers (SFRs) "The description offered in this chapter is based on the R8C/L3AC Group." added
		45 to 68	5. Electrical Characteristics added
1.00	Jun 25, 2010	_	"Preliminary" and "Under development" deleted
		1	1.1 revised
		7 to 10	Tables 1.7 to 1.10 revised
		45	Tables 5.1 Note 2 added
		55	Table 5.15 Note 3 added
		69 to 72	Package Dimensions revised
1.01	Apr 15, 2011	2	Table 1.1 revised
		3	Table 1.2 Note 2, Table 1.3 Note 1 revised
		6	Table 1.6 "Flash Memory" revised
		11 to 14	Figure 1.5 to Figure 1.8 revised
		20 to 22	Table 1.11 to Table 1.13 "Voltage Detection Circuit" deleted
		23, 24	Table 1.14 and Table 1.15 title "for R8C/L3AC Group" added
		28	3. "The internal ROM with address 0FFFFh." deleted
		38 to 40	Table 4.10 to Table 4.12 "0248h to 026Fh", "02A8h to 02BFh", "02C0h to 02CFh" revised
		48	Table 5.3 "tCONV", "tSAMP" revised
		57, 59, 61	Table 5.18, Table 5.20, Table 5.22 "High-Speed" → "High-Speed (fOCO-F)"

All trademarks and registered trademarks are the property of their respective owners.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
  - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical "Specific": implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### SALES OFFICES

## Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

enesas Electronics America Inc. 80 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. dl: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-2825-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-5887-7589

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 7F, No. 363 Fu Shing North Road Taipei, Taiwa Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-558-3737, Fax: 482-2-558-5141