



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                        |
| Core Processor             | R8C                                                                                                                                                                             |
| Core Size                  | 16-Bit                                                                                                                                                                          |
| Speed                      | 20MHz                                                                                                                                                                           |
| Connectivity               | I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART                                                                                                                                  |
| Peripherals                | LCD, POR, PWM, Voltage Detect, WDT                                                                                                                                              |
| Number of I/O              | 88                                                                                                                                                                              |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | 4K x 8                                                                                                                                                                          |
| RAM Size                   | 10K x 8                                                                                                                                                                         |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V                                                                                                                                                                     |
| Data Converters            | A/D 20x10b; D/A 2x8b                                                                                                                                                            |
| Oscillator Type            | External, Internal                                                                                                                                                              |
| Operating Temperature      | -20°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 100-BQFP                                                                                                                                                                        |
| Supplier Device Package    | 100-QFP (14x20)                                                                                                                                                                 |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l3accnfa-u1">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l3accnfa-u1</a> |

### 1.1.2 Differences between Groups

Table 1.1 lists the Differences between Groups, Table 1.2 lists the Programmable I/O Ports Provided for Each Group, and Table 1.3 lists the LCD Display Function Pins Provided for Each Group. Figures 1.9 to 1.13 show the Pin Assignment for Each Group, and Tables 1.7 to 1.10 list Product Information.

The explanations in the chapters which follow apply to the R8C/L3AC Group only. Note the differences shown below.

**Table 1.1 Differences between Groups**

| Item                      | Function                 | R8C/L35C Group            | R8C/L36C Group         | R8C/L38C Group         | R8C/L3AC Group               |
|---------------------------|--------------------------|---------------------------|------------------------|------------------------|------------------------------|
| I/O Ports                 | Programmable I/O ports   | 41 pins                   | 52 pins                | 68 pins                | 88 pins                      |
|                           | High current drive ports | 5 pins                    | 8 pins                 | 8 pins                 | 16 pins                      |
| Interrupts                | INT interrupt pins       | 5 pins                    | 8 pins                 | 8 pins                 | 8 pins                       |
|                           | Key input interrupt pins | 4 pins                    | 4 pins                 | 8 pins                 | 8 pins                       |
| Timer RA                  | Timer RA output pin      | None                      | 1 pin                  | 1 pin                  | 1 pin                        |
| Timer RB                  | Timer RB output pin      | None                      | 1 pin                  | 1 pin                  | 1 pin                        |
| Timer RD                  | Timer RD I/O pin         | None                      | None                   | 8 pins                 | 8 pins                       |
| Timer RE                  | Timer RE output pin      | None                      | 1 pin                  | 1 pin                  | 1 pin                        |
| Timer RG                  | Timer RG I/O pin         | None                      | None                   | None                   | 2 pins                       |
|                           | Timer RG output pin      | None                      | None                   | None                   | 2 pins                       |
| A/D Converter             | Analog input pin         | 10 pins                   | 10 pins                | 16 pins                | 20 pins                      |
| LCD Drive Control Circuit | LCD power supply         | 3 pins<br>(VL1, VL2, VL4) | 4 pins<br>(VL1 to VL4) | 4 pins<br>(VL1 to VL4) | 4 pins<br>(VL1 to VL4)       |
|                           | Common output pins       | Max. 4 pins               | Max. 8 pins            | Max. 8 pins            | Max. 8 pins                  |
|                           | Segment output pins      | Max. 24 pins              | Max. 32 pins           | Max. 48 pins           | Max. 56 pins                 |
| Packages                  |                          | 52-pin LQFP               | 64-pin LQFP            | 80-pin LQFP            | 100-pin LQFP/<br>100-pin QFP |

Note:

1. I/O ports are shared with I/O functions, such as interrupts or timers.  
Refer to **Tables 1.11 to 1.13, Pin Name Information by Pin Number**, for details.




Figure 1.7 Block Diagram of R8C/L38C Group




Figure 1.8 Block Diagram of R8C/L3AC Group




Figure 1.10 Pin Assignment (Top View) of PLQP0064KB-A and PLQP0064GA-A Packages

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register banks.




Figure 2.1 CPU Registers

## 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

## 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

**Table 4.7 SFR Information (7) <sup>(1)</sup>**

| Address | Register                                                                    | Symbol      | After Reset         |
|---------|-----------------------------------------------------------------------------|-------------|---------------------|
| 0180h   | Timer RA Pin Select Register                                                | TRASR       | 00h                 |
| 0181h   | Timer RB/RC Pin Select Register                                             | TRBRCSR     | 00h                 |
| 0182h   | Timer RC Pin Select Register 0                                              | TRCPSR0     | 00h                 |
| 0183h   | Timer RC Pin Select Register 1                                              | TRCPSR1     | 00h                 |
| 0184h   | Timer RD Pin Select Register 0                                              | TRDPSR0     | 00h                 |
| 0185h   | Timer RD Pin Select Register 1                                              | TRDPSR1     | 00h                 |
| 0186h   |                                                                             |             |                     |
| 0187h   | Timer RG Pin Select Register                                                | TRGPSR      | 00h                 |
| 0188h   | UART0 Pin Select Register                                                   | U0SR        | 00h                 |
| 0189h   | UART1 Pin Select Register                                                   | U1SR        | 00h                 |
| 018Ah   | UART2 Pin Select Register 0                                                 | U2SR0       | 00h                 |
| 018Bh   | UART2 Pin Select Register 1                                                 | U2SR1       | 00h                 |
| 018Ch   | SSU/IIC Pin Select Register                                                 | SSUIICSR    | 00h                 |
| 018Dh   | Key Input Pin Select Register                                               | KISR        | 00h                 |
| 018Eh   | INT Interrupt Input Pin Select Register                                     | INTSR       | 00h                 |
| 018Fh   | I/O Function Pin Select Register                                            | PINSR       | 00h                 |
| 0190h   |                                                                             |             |                     |
| 0191h   |                                                                             |             |                     |
| 0192h   |                                                                             |             |                     |
| 0193h   | SS Bit Counter Register                                                     | SSBR        | 11111000b           |
| 0194h   | SS Transmit Data Register L / IIC bus Transmit Data Register <sup>(2)</sup> | SSTDR/ICDRT | FFh                 |
| 0195h   | SS Transmit Data Register H <sup>(2)</sup>                                  | SSTDRH      | FFh                 |
| 0196h   | SS Receive Data Register L / IIC bus Receive Data Register <sup>(2)</sup>   | SSRDR/ICDRR | FFh                 |
| 0197h   | SS Receive Data Register H <sup>(2)</sup>                                   | SSRDRH      | FFh                 |
| 0198h   | SS Control Register H / IIC bus Control Register 1 <sup>(2)</sup>           | SSCRH/ICCR1 | 00h                 |
| 0199h   | SS Control Register L / IIC bus Control Register 2 <sup>(2)</sup>           | SSCRL/ICCR2 | 01111101b           |
| 019Ah   | SS Mode Register / IIC bus Mode Register <sup>(2)</sup>                     | SSMR/ICMR   | 00010000b/00011000b |
| 019Bh   | SS Enable Register / IIC bus Interrupt Enable Register <sup>(2)</sup>       | SSER/ICIER  | 00h                 |
| 019Ch   | SS Status Register / IIC bus Status Register <sup>(2)</sup>                 | SSSR/ICSR   | 00h/0000X000b       |
| 019Dh   | SS Mode Register 2 / Slave Address Register <sup>(2)</sup>                  | SSMR2/SAR   | 00h                 |
| 019Eh   |                                                                             |             |                     |
| 019Fh   |                                                                             |             |                     |
| 01A0h   |                                                                             |             |                     |
| 01A1h   |                                                                             |             |                     |
| 01A2h   |                                                                             |             |                     |
| 01A3h   |                                                                             |             |                     |
| 01A4h   |                                                                             |             |                     |
| 01A5h   |                                                                             |             |                     |
| 01A6h   |                                                                             |             |                     |
| 01A7h   |                                                                             |             |                     |
| 01A8h   |                                                                             |             |                     |
| 01A9h   |                                                                             |             |                     |
| 01AAh   |                                                                             |             |                     |
| 01ABh   |                                                                             |             |                     |
| 01ACh   |                                                                             |             |                     |
| 01ADh   |                                                                             |             |                     |
| 01AEh   |                                                                             |             |                     |
| 01AFh   |                                                                             |             |                     |
| 01B0h   |                                                                             |             |                     |
| 01B1h   |                                                                             |             |                     |
| 01B2h   | Flash Memory Status Register                                                | FST         | 10000X00b           |
| 01B3h   |                                                                             |             |                     |
| 01B4h   | Flash Memory Control Register 0                                             | FMR0        | 00h                 |
| 01B5h   | Flash Memory Control Register 1                                             | FMR1        | 00h                 |
| 01B6h   | Flash Memory Control Register 2                                             | FMR2        | 00h                 |
| 01B7h   |                                                                             |             |                     |
| 01B8h   |                                                                             |             |                     |
| 01B9h   |                                                                             |             |                     |
| 01BAh   |                                                                             |             |                     |
| 01BBh   |                                                                             |             |                     |
| 01BCh   |                                                                             |             |                     |
| 01BDh   |                                                                             |             |                     |
| 01BEh   |                                                                             |             |                     |
| 01BFh   |                                                                             |             |                     |

X: Undefined

Notes:

- Blank spaces are reserved. No access is allowed.
- Selectable by the IICSEL bit in the SSUIICSR register.

**Table 4.9 SFR Information (9) <sup>(1)</sup>**

| Address | Register                     | Symbol | After Reset |
|---------|------------------------------|--------|-------------|
| 0200h   | LCD Control Register         | LCR0   | 00h         |
| 0201h   | LCD Bias Control Register    | LCR1   | 00h         |
| 0202h   | LCD Display Control Register | LCR2   | X0000000b   |
| 0203h   | LCD Clock Control Register   | LCR3   | 00h         |
| 0204h   |                              |        |             |
| 0205h   |                              |        |             |
| 0206h   | LCD Port Select Register 0   | LSE0   | 00h         |
| 0207h   | LCD Port Select Register 1   | LSE1   | 00h         |
| 0208h   | LCD Port Select Register 2   | LSE2   | 00h         |
| 0209h   | LCD Port Select Register 3   | LSE3   | 00h         |
| 020Ah   | LCD Port Select Register 4   | LSE4   | 00h         |
| 020Bh   | LCD Port Select Register 5   | LSE5   | 00h         |
| 020Ch   | LCD Port Select Register 6   | LSE6   | 00h         |
| 020Dh   | LCD Port Select Register 7   | LSE7   | 00h         |
| 020Eh   |                              |        |             |
| 020Fh   |                              |        |             |
| 0210h   | LCD Display Data Register    | LRA0L  | XXh         |
| 0211h   |                              | LRA1L  | XXh         |
| 0212h   |                              | LRA2L  | XXh         |
| 0213h   |                              | LRA3L  | XXh         |
| 0214h   |                              | LRA4L  | XXh         |
| 0215h   |                              | LRA5L  | XXh         |
| 0216h   |                              | LRA6L  | XXh         |
| 0217h   |                              | LRA7L  | XXh         |
| 0218h   |                              | LRA8L  | XXh         |
| 0219h   |                              | LRA9L  | XXh         |
| 021Ah   |                              | LRA10L | XXh         |
| 021Bh   |                              | LRA11L | XXh         |
| 021Ch   |                              | LRA12L | XXh         |
| 021Dh   |                              | LRA13L | XXh         |
| 021Eh   |                              | LRA14L | XXh         |
| 021Fh   |                              | LRA15L | XXh         |
| 0220h   |                              | LRA16L | XXh         |
| 0221h   |                              | LRA17L | XXh         |
| 0222h   |                              | LRA18L | XXh         |
| 0223h   |                              | LRA19L | XXh         |
| 0224h   |                              | LRA20L | XXh         |
| 0225h   |                              | LRA21L | XXh         |
| 0226h   |                              | LRA22L | XXh         |
| 0227h   |                              | LRA23L | XXh         |
| 0228h   |                              | LRA24L | XXh         |
| 0229h   |                              | LRA25L | XXh         |
| 022Ah   |                              | LRA26L | XXh         |
| 022Bh   |                              | LRA27L | XXh         |
| 022Ch   |                              | LRA28L | XXh         |
| 022Dh   |                              | LRA29L | XXh         |
| 022Eh   |                              | LRA30L | XXh         |
| 022Fh   |                              | LRA31L | XXh         |
| 0230h   |                              | LRA32L | XXh         |
| 0231h   |                              | LRA33L | XXh         |
| 0232h   |                              | LRA34L | XXh         |
| 0233h   |                              | LRA35L | XXh         |
| 0234h   |                              | LRA36L | XXh         |
| 0235h   |                              | LRA37L | XXh         |
| 0236h   |                              | LRA38L | XXh         |
| 0237h   |                              | LRA39L | XXh         |
| 0238h   |                              | LRA40L | XXh         |
| 0239h   |                              | LRA41L | XXh         |
| 023Ah   |                              | LRA42L | XXh         |
| 023Bh   |                              | LRA43L | XXh         |
| 023Ch   |                              | LRA44L | XXh         |
| 023Dh   |                              | LRA45L | XXh         |
| 023Eh   |                              | LRA46L | XXh         |
| 023Fh   |                              | LRA47L | XXh         |

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

**Table 4.12 SFR Information (12) <sup>(1)</sup>**

| Address | Register | Symbol | After Reset |
|---------|----------|--------|-------------|
| 02C0h   |          |        |             |
| 02C1h   |          |        |             |
| 02C2h   |          |        |             |
| 02C3h   |          |        |             |
| 02C4h   |          |        |             |
| 02C5h   |          |        |             |
| 02C6h   |          |        |             |
| 02C7h   |          |        |             |
| 02C8h   |          |        |             |
| 02C9h   |          |        |             |
| 02CAh   |          |        |             |
| 02CBh   |          |        |             |
| 02CCh   |          |        |             |
| 02CDh   |          |        |             |
| 02CEh   |          |        |             |
| 02CFh   |          |        |             |
| 02D0h   |          |        |             |
| 02D1h   |          |        |             |
| 02D2h   |          |        |             |
| 02D3h   |          |        |             |
| 02D4h   |          |        |             |
| 02D5h   |          |        |             |
| 02D6h   |          |        |             |
| 02D7h   |          |        |             |
| 02D8h   |          |        |             |
| 02D9h   |          |        |             |
| 02DAh   |          |        |             |
| 02DBh   |          |        |             |
| 02DCh   |          |        |             |
| 02DDh   |          |        |             |
| 02DEh   |          |        |             |
| 02DFh   |          |        |             |
| 02E0h   |          |        |             |
| 02E1h   |          |        |             |
| 02E2h   |          |        |             |
| 02E3h   |          |        |             |
| 02E4h   |          |        |             |
| 02E5h   |          |        |             |
| 02E6h   |          |        |             |
| 02E7h   |          |        |             |
| 02E8h   |          |        |             |
| 02E9h   |          |        |             |
| 02EAh   |          |        |             |
| 02EBh   |          |        |             |
| 02ECh   |          |        |             |
| 02EDh   |          |        |             |
| 02EEh   |          |        |             |
| 02EFh   |          |        |             |
| 02F0h   |          |        |             |
| 02F1h   |          |        |             |
| 02F2h   |          |        |             |
| 02F3h   |          |        |             |
| 02F4h   |          |        |             |
| 02F5h   |          |        |             |
| 02F6h   |          |        |             |
| 02F7h   |          |        |             |
| 02F8h   |          |        |             |
| 02F9h   |          |        |             |
| 02FAh   |          |        |             |
| 02FBh   |          |        |             |
| 02FCh   |          |        |             |
| 02FDh   |          |        |             |
| 02FEh   |          |        |             |
| 02FFh   |          |        |             |

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

**Table 4.13 SFR Information (13) <sup>(1)</sup>**

| Address | Register                 | Symbol | After Reset |
|---------|--------------------------|--------|-------------|
| 2C00h   | DTC Transfer Vector Area |        | XXh         |
| 2C01h   | DTC Transfer Vector Area |        | XXh         |
| 2C02h   | DTC Transfer Vector Area |        | XXh         |
| 2C03h   | DTC Transfer Vector Area |        | XXh         |
| 2C04h   | DTC Transfer Vector Area |        | XXh         |
| 2C05h   | DTC Transfer Vector Area |        | XXh         |
| 2C06h   | DTC Transfer Vector Area |        | XXh         |
| 2C07h   | DTC Transfer Vector Area |        | XXh         |
| 2C08h   | DTC Transfer Vector Area |        | XXh         |
| 2C09h   | DTC Transfer Vector Area |        | XXh         |
| 2C0Ah   | DTC Transfer Vector Area |        | XXh         |
| :       | DTC Transfer Vector Area |        | XXh         |
| :       | DTC Transfer Vector Area |        | XXh         |
| 2C3Ah   | DTC Transfer Vector Area |        | XXh         |
| 2C3Bh   | DTC Transfer Vector Area |        | XXh         |
| 2C3Ch   | DTC Transfer Vector Area |        | XXh         |
| 2C3Dh   | DTC Transfer Vector Area |        | XXh         |
| 2C3Eh   | DTC Transfer Vector Area |        | XXh         |
| 2C3Fh   | DTC Transfer Vector Area |        | XXh         |
| 2C40h   | DTC Control Data 0       | DTCD0  | XXh         |
| 2C41h   |                          |        | XXh         |
| 2C42h   |                          |        | XXh         |
| 2C43h   |                          |        | XXh         |
| 2C44h   |                          |        | XXh         |
| 2C45h   |                          |        | XXh         |
| 2C46h   |                          |        | XXh         |
| 2C47h   |                          |        | XXh         |
| 2C48h   | DTC Control Data 1       | DTCD1  | XXh         |
| 2C49h   |                          |        | XXh         |
| 2C4Ah   |                          |        | XXh         |
| 2C4Bh   |                          |        | XXh         |
| 2C4Ch   |                          |        | XXh         |
| 2C4Dh   |                          |        | XXh         |
| 2C4Eh   |                          |        | XXh         |
| 2C4Fh   |                          |        | XXh         |
| 2C50h   | DTC Control Data 2       | DTCD2  | XXh         |
| 2C51h   |                          |        | XXh         |
| 2C52h   |                          |        | XXh         |
| 2C53h   |                          |        | XXh         |
| 2C54h   |                          |        | XXh         |
| 2C55h   |                          |        | XXh         |
| 2C56h   |                          |        | XXh         |
| 2C57h   |                          |        | XXh         |
| 2C58h   | DTC Control Data 3       | DTCD3  | XXh         |
| 2C59h   |                          |        | XXh         |
| 2C5Ah   |                          |        | XXh         |
| 2C5Bh   |                          |        | XXh         |
| 2C5Ch   |                          |        | XXh         |
| 2C5Dh   |                          |        | XXh         |
| 2C5Eh   |                          |        | XXh         |
| 2C5Fh   |                          |        | XXh         |
| 2C60h   | DTC Control Data 4       | DTCD4  | XXh         |
| 2C61h   |                          |        | XXh         |
| 2C62h   |                          |        | XXh         |
| 2C63h   |                          |        | XXh         |
| 2C64h   |                          |        | XXh         |
| 2C65h   |                          |        | XXh         |
| 2C66h   |                          |        | XXh         |
| 2C67h   |                          |        | XXh         |
| 2C68h   | DTC Control Data 5       | DTCD5  | XXh         |
| 2C69h   |                          |        | XXh         |
| 2C6Ah   |                          |        | XXh         |
| 2C6Bh   |                          |        | XXh         |
| 2C6Ch   |                          |        | XXh         |
| 2C6Dh   |                          |        | XXh         |
| 2C6Eh   |                          |        | XXh         |
| 2C6Fh   |                          |        | XXh         |

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

**Table 4.16 SFR Information (16) <sup>(1)</sup>**

| Address | Register            | Symbol | After Reset |
|---------|---------------------|--------|-------------|
| 2CF0h   | DTC Control Data 22 | DTCD22 | XXh         |
| 2CF1h   |                     |        | XXh         |
| 2CF2h   |                     |        | XXh         |
| 2CF3h   |                     |        | XXh         |
| 2CF4h   |                     |        | XXh         |
| 2CF5h   |                     |        | XXh         |
| 2CF6h   |                     |        | XXh         |
| 2CF7h   |                     |        | XXh         |
| 2CF8h   | DTC Control Data 23 | DTCD23 | XXh         |
| 2CF9h   |                     |        | XXh         |
| 2CFAh   |                     |        | XXh         |
| 2CFBh   |                     |        | XXh         |
| 2CFCh   |                     |        | XXh         |
| 2CFDh   |                     |        | XXh         |
| 2CFEh   |                     |        | XXh         |
| 2CFFh   |                     |        | XXh         |
| 2D00h   |                     |        |             |
| :       |                     |        |             |
| 2FFFh   |                     |        |             |

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

**Table 4.17 ID Code Areas and Option Function Select Area**

| Address | Area Name                         | Symbol | After Reset |
|---------|-----------------------------------|--------|-------------|
| :       |                                   |        |             |
| FFDBh   | Option Function Select Register 2 | OFS2   | (Note 1)    |
| :       |                                   |        |             |
| FFDFh   | ID1                               |        | (Note 2)    |
| :       |                                   |        |             |
| FFE3h   | ID2                               |        | (Note 2)    |
| :       |                                   |        |             |
| FFEBh   | ID3                               |        | (Note 2)    |
| :       |                                   |        |             |
| FFEFh   | ID4                               |        | (Note 2)    |
| :       |                                   |        |             |
| FFF3h   | ID5                               |        | (Note 2)    |
| :       |                                   |        |             |
| FFF7h   | ID6                               |        | (Note 2)    |
| :       |                                   |        |             |
| FFFBh   | ID7                               |        | (Note 2)    |
| :       |                                   |        |             |
| FFFFh   | Option Function Select Register   | OFS    | (Note 1)    |

Notes:

- The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.  
When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user.  
When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
- The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh.  
When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user.  
When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

**Table 5.4 D/A Converter Characteristics**  
**( $V_{CC}/AV_{CC} = V_{ref} = 2.7$  to  $5.5$  V and  $T_{opr} = -20$  to  $85^{\circ}\text{C}$  (N version) /  $-40$  to  $85^{\circ}\text{C}$  (D version), unless otherwise specified.)**

| Symbol     | Parameter                     | Conditions | Standard |      |      | Unit             |
|------------|-------------------------------|------------|----------|------|------|------------------|
|            |                               |            | Min.     | Typ. | Max. |                  |
| —          | Resolution                    |            | —        | —    | 8    | Bit              |
| —          | Absolute accuracy             |            | —        | —    | 2.5  | LSB              |
| $t_{su}$   | Setup time                    |            | —        | —    | 3    | $\mu\text{s}$    |
| $R_o$      | Output resistor               |            | —        | 6    | —    | $\text{k}\Omega$ |
| $I_{vref}$ | Reference power input current | (Note 1)   | —        | —    | 1.5  | mA               |

Note:

1. This applies when one D/A converter is used and the value of the DAI register ( $i = 0$  or  $1$ ) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

**Table 5.5 Comparator B Characteristics**  
**( $V_{CC} = 2.7$  to  $5.5$  V and  $T_{opr} = -20$  to  $85^{\circ}\text{C}$  (N version) /  $-40$  to  $85^{\circ}\text{C}$  (D version), unless otherwise specified.)**

| Symbol    | Parameter                                   | Condition                  | Standard |      |                | Unit          |
|-----------|---------------------------------------------|----------------------------|----------|------|----------------|---------------|
|           |                                             |                            | Min.     | Typ. | Max.           |               |
| $V_{ref}$ | IVREF1, IVREF3 input reference voltage      |                            | 0        | —    | $V_{CC} - 1.4$ | V             |
| $V_i$     | IVCMP1, IVCMP3 input voltage                |                            | -0.3     | —    | $V_{CC} + 0.3$ | V             |
| —         | Offset                                      |                            | —        | 5    | 100            | mV            |
| $t_d$     | Comparator output delay time <sup>(1)</sup> | $V_i = V_{ref} \pm 100$ mV | —        | 0.1  | —              | $\mu\text{s}$ |
| $I_{CMP}$ | Comparator operating current                | $V_{CC} = 5.0$ V           | —        | 17.5 | —              | $\mu\text{A}$ |

Note:

1. When the digital filter is disabled.

**Table 5.12 High-speed On-Chip Oscillator Circuit Characteristics**  
( $V_{CC} = 1.8$  to  $5.5$  V and  $T_{opr} = -20$  to  $85^{\circ}\text{C}$  (N version) /  $-40$  to  $85^{\circ}\text{C}$  (D version), unless otherwise specified.)

| Symbol | Parameter                                                                                                                                                                                      | Condition                                                                                 | Standard |        |        | Unit          |
|--------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------|----------|--------|--------|---------------|
|        |                                                                                                                                                                                                |                                                                                           | Min.     | Typ.   | Max.   |               |
| —      | High-speed on-chip oscillator frequency after reset                                                                                                                                            | $V_{CC} = 1.8$ V to $5.5$ V<br>$-20^{\circ}\text{C} \leq T_{opr} \leq 85^{\circ}\text{C}$ | 38.4     | 40     | 41.6   | MHz           |
|        |                                                                                                                                                                                                | $V_{CC} = 1.8$ V to $5.5$ V<br>$-40^{\circ}\text{C} \leq T_{opr} \leq 85^{\circ}\text{C}$ | 38.0     | 40     | 42.0   | MHz           |
|        | High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register <sup>(1)</sup> | $V_{CC} = 1.8$ V to $5.5$ V<br>$-20^{\circ}\text{C} \leq T_{opr} \leq 85^{\circ}\text{C}$ | 35.389   | 36.864 | 38.338 | MHz           |
|        |                                                                                                                                                                                                | $V_{CC} = 1.8$ V to $5.5$ V<br>$-40^{\circ}\text{C} \leq T_{opr} \leq 85^{\circ}\text{C}$ | 35.020   | 36.864 | 38.707 | MHz           |
|        | High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register                | $V_{CC} = 1.8$ V to $5.5$ V<br>$-20^{\circ}\text{C} \leq T_{opr} \leq 85^{\circ}\text{C}$ | 30.72    | 32     | 33.28  | MHz           |
|        |                                                                                                                                                                                                | $V_{CC} = 1.8$ V to $5.5$ V<br>$-40^{\circ}\text{C} \leq T_{opr} \leq 85^{\circ}\text{C}$ | 30.40    | 32     | 33.60  | MHz           |
| —      | Oscillation stability time                                                                                                                                                                     | $V_{CC} = 5.0$ V, $T_{opr} = 25^{\circ}\text{C}$                                          | —        | 0.5    | 3      | ms            |
| —      | Self power consumption at oscillation                                                                                                                                                          | $V_{CC} = 5.0$ V, $T_{opr} = 25^{\circ}\text{C}$                                          | —        | 400    | —      | $\mu\text{A}$ |

Note:

1. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

**Table 5.13 Low-speed On-Chip Oscillator Circuit Characteristics**  
( $V_{CC} = 1.8$  to  $5.5$  V and  $T_{opr} = -20$  to  $85^{\circ}\text{C}$  (N version) /  $-40$  to  $85^{\circ}\text{C}$  (D version), unless otherwise specified.)

| Symbol   | Parameter                                                     | Condition                                        | Standard |      |       | Unit          |
|----------|---------------------------------------------------------------|--------------------------------------------------|----------|------|-------|---------------|
|          |                                                               |                                                  | Min.     | Typ. | Max.  |               |
| fOCO-S   | Low-speed on-chip oscillator frequency                        |                                                  | 112.5    | 125  | 137.5 | kHz           |
| —        | Oscillation stability time                                    | $V_{CC} = 5.0$ V, $T_{opr} = 25^{\circ}\text{C}$ | —        | 30   | 100   | $\mu\text{s}$ |
| —        | Self power consumption at oscillation                         | $V_{CC} = 5.0$ V, $T_{opr} = 25^{\circ}\text{C}$ | —        | 3    | —     | $\mu\text{A}$ |
| fOCO-WDT | Low-speed on-chip oscillator frequency for the watchdog timer |                                                  | 60       | 125  | 250   | kHz           |
| —        | Oscillation stability time                                    | $V_{CC} = 5.0$ V, $T_{opr} = 25^{\circ}\text{C}$ | —        | 30   | 100   | $\mu\text{s}$ |
| —        | Self power consumption at oscillation                         | $V_{CC} = 5.0$ V, $T_{opr} = 25^{\circ}\text{C}$ | —        | 2    | —     | $\mu\text{A}$ |

**Table 5.14 Power Supply Circuit Characteristics**  
( $V_{CC} = 1.8$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_{opr} = 25^{\circ}\text{C}$ , unless otherwise specified.)

| Symbol               | Parameter                                                                   | Condition | Standard |      |      | Unit          |
|----------------------|-----------------------------------------------------------------------------|-----------|----------|------|------|---------------|
|                      |                                                                             |           | Min.     | Typ. | Max. |               |
| t <sub>d</sub> (P-R) | Time for internal power supply stabilization during power-on <sup>(1)</sup> |           | —        | —    | 2000 | $\mu\text{s}$ |

Note:

1. Waiting time until the internal power supply generation circuit stabilizes during power-on.

## 5.4 DC Characteristics

**Table 5.17 DC Characteristics (1) [4.0 V ≤ V<sub>CC</sub> ≤ 5.5 V]**  
(T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)

| Symbol                           | Parameter           |                                                                                                                                                                                                                                                                                                                                                                              | Condition                                       |                           | Standard              |      |                 | Unit |
|----------------------------------|---------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|---------------------------|-----------------------|------|-----------------|------|
|                                  |                     |                                                                                                                                                                                                                                                                                                                                                                              |                                                 |                           | Min.                  | Typ. | Max.            |      |
| V <sub>OH</sub>                  | Output "H" voltage  | Port P10, P11 <sup>(1)</sup>                                                                                                                                                                                                                                                                                                                                                 | V <sub>CC</sub> = 5V                            | I <sub>OH</sub> = –20 mA  | V <sub>CC</sub> – 2.0 | —    | V <sub>CC</sub> | V    |
|                                  |                     | Other pins                                                                                                                                                                                                                                                                                                                                                                   | V <sub>CC</sub> = 5V                            | I <sub>OH</sub> = –5 mA   | V <sub>CC</sub> – 2.0 | —    | V <sub>CC</sub> | V    |
|                                  |                     | XOUT                                                                                                                                                                                                                                                                                                                                                                         | V <sub>CC</sub> = 5V                            | I <sub>OH</sub> = –200 μA | 1.0                   | —    | —               | V    |
| V <sub>OL</sub>                  | Output "L" voltage  | Port P10, P11 <sup>(1)</sup>                                                                                                                                                                                                                                                                                                                                                 | V <sub>CC</sub> = 5V                            | I <sub>OL</sub> = 20 mA   | —                     | —    | 2.0             | V    |
|                                  |                     | Other pins                                                                                                                                                                                                                                                                                                                                                                   | V <sub>CC</sub> = 5V                            | I <sub>OL</sub> = 5 mA    | —                     | —    | 2.0             | V    |
|                                  |                     | XOUT                                                                                                                                                                                                                                                                                                                                                                         | V <sub>CC</sub> = 5V                            | I <sub>OL</sub> = 200 μA  | —                     | —    | 0.5             | V    |
| V <sub>T+</sub> –V <sub>T–</sub> | Hysteresis          | INT0, INT1, INT2,<br>INT3, INT4, INT5,<br>INT6, INT7,<br>KI0, KI1, KI2, KI3,<br>KI4, KI5, KI6, KI7,<br>TRAIO,<br>TRCIOA, TRCIOB,<br>TRCIOC, TRCIOD,<br>TRDIOA0, TRDIOB0,<br>TRDIOC0, TRDIOD0,<br>TRDIOA1, TRDIOB1,<br>TRDIOC1, TRDIOD1,<br>TRCTRG, TRCCLK,<br>TRGCLKA,<br>TRGCLKB, TRGIOA,<br>TRGIOB, ADTRG,<br>RXD0, RXD1, RXD2,<br>CLK0, CLK1, CLK2,<br>SSI, SCL, SDA, SSO |                                                 |                           | 0.05                  | 0.5  | —               | V    |
|                                  |                     | RESET, WKUP0                                                                                                                                                                                                                                                                                                                                                                 |                                                 |                           | 0.1                   | 1.0  | —               | V    |
| I <sub>IH</sub>                  | Input "H" current   |                                                                                                                                                                                                                                                                                                                                                                              | V <sub>I</sub> = 5.0 V, V <sub>CC</sub> = 5.0 V |                           | —                     | —    | 5.0             | μA   |
| I <sub>IL</sub>                  | Input "L" current   |                                                                                                                                                                                                                                                                                                                                                                              | V <sub>I</sub> = 0 V, V <sub>CC</sub> = 5.0 V   |                           | —                     | —    | –5.0            | μA   |
| R <sub>PULLUP</sub>              | Pull-up resistance  |                                                                                                                                                                                                                                                                                                                                                                              | V <sub>I</sub> = 0 V, V <sub>CC</sub> = 5.0 V   |                           | 25                    | 50   | 100             | kΩ   |
| R <sub>FXIN</sub>                | Feedback resistance | XIN                                                                                                                                                                                                                                                                                                                                                                          |                                                 |                           | —                     | 0.3  | —               | MΩ   |
| R <sub>FXCIN</sub>               | Feedback resistance | XCIN                                                                                                                                                                                                                                                                                                                                                                         |                                                 |                           | —                     | 14   | —               | MΩ   |
| V <sub>RAM</sub>                 | RAM hold voltage    |                                                                                                                                                                                                                                                                                                                                                                              | During stop mode                                |                           | 1.8                   | —    | —               | V    |

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.


## 5.5 AC Characteristics

**Table 5.23 Timing Requirements of Synchronous Serial Communication Unit (SSU)**  
( $V_{CC} = 1.8$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_{opr} = -20$  to  $85^{\circ}\text{C}$  (N version) /  $-40$  to  $85^{\circ}\text{C}$  (D version), unless otherwise specified.)

| Symbol | Parameter                          |        | Conditions                                   | Standard   |      |                        | Unit          |
|--------|------------------------------------|--------|----------------------------------------------|------------|------|------------------------|---------------|
|        |                                    |        |                                              | Min.       | Typ. | Max.                   |               |
| tsucyc | SSCK clock cycle time              |        |                                              | 4          | —    | —                      | tcyc (1)      |
| tHI    | SSCK clock "H" width               |        |                                              | 0.4        | —    | 0.6                    | tsucyc        |
| tLO    | SSCK clock "L" width               |        |                                              | 0.4        | —    | 0.6                    | tsucyc        |
| trISE  | SSCK clock rising time             | Master |                                              | —          | —    | 1                      | tcyc (1)      |
|        |                                    | Slave  |                                              | —          | —    | 1                      | $\mu\text{s}$ |
| tFALL  | SSCK clock falling time            | Master |                                              | —          | —    | 1                      | tcyc (1)      |
|        |                                    | Slave  |                                              | —          | —    | 1                      | $\mu\text{s}$ |
| tsu    | SSO, SSI data input setup time     |        |                                              | 100        | —    | —                      | ns            |
| tH     | SSO, SSI data input hold time      |        |                                              | 1          | —    | —                      | tcyc (1)      |
| tLEAD  | $\overline{\text{SCS}}$ setup time | Slave  |                                              | 1tcyc + 50 | —    | —                      | ns            |
| tLAG   | $\overline{\text{SCS}}$ hold time  | Slave  |                                              | 1tcyc + 50 | —    | —                      | ns            |
| tOD    | SSO, SSI data output delay time    |        |                                              | —          | —    | 1                      | tcyc (1)      |
| tsA    | SSI slave access time              |        | $2.7\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ | —          | —    | $1.5\text{tcyc} + 100$ | ns            |
|        |                                    |        | $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$    | —          | —    | $1.5\text{tcyc} + 200$ | ns            |
| toR    | SSI slave out open time            |        | $2.7\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ | —          | —    | $1.5\text{tcyc} + 100$ | ns            |
|        |                                    |        | $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$    | —          | —    | $1.5\text{tcyc} + 200$ | ns            |

Note:

1.  $1\text{tcyc} = 1/f_1(\text{s})$




**Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)**

**Table 5.24 Timing Requirements of I<sup>2</sup>C bus Interface <sup>(1)</sup>**  
**(V<sub>CC</sub> = 1.8 to 5.5 V, V<sub>SS</sub> = 0 V, and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

| Symbol            | Parameter                                   | Condition | Standard                               |      |                                 | Unit |
|-------------------|---------------------------------------------|-----------|----------------------------------------|------|---------------------------------|------|
|                   |                                             |           | Min.                                   | Typ. | Max.                            |      |
| t <sub>SCL</sub>  | SCL input cycle time                        |           | 12t <sub>cy</sub> + 600 <sup>(1)</sup> | —    | —                               | ns   |
| t <sub>SCLH</sub> | SCL input "H" width                         |           | 3t <sub>cy</sub> + 300 <sup>(1)</sup>  | —    | —                               | ns   |
| t <sub>SCLL</sub> | SCL input "L" width                         |           | 5t <sub>cy</sub> + 500 <sup>(1)</sup>  | —    | —                               | ns   |
| t <sub>sf</sub>   | SCL, SDA input fall time                    |           | —                                      | —    | 300                             | ns   |
| t <sub>SP</sub>   | SCL, SDA input spike pulse rejection time   |           | —                                      | —    | 1t <sub>cy</sub> <sup>(1)</sup> | ns   |
| t <sub>BUF</sub>  | SDA input bus-free time                     |           | 5t <sub>cy</sub> <sup>(1)</sup>        | —    | —                               | ns   |
| t <sub>STAH</sub> | Start condition input hold time             |           | 3t <sub>cy</sub> <sup>(1)</sup>        | —    | —                               | ns   |
| t <sub>STAS</sub> | Retransmit start condition input setup time |           | 3t <sub>cy</sub> <sup>(1)</sup>        | —    | —                               | ns   |
| t <sub>STOP</sub> | Stop condition input setup time             |           | 3t <sub>cy</sub> <sup>(1)</sup>        | —    | —                               | ns   |
| t <sub>SDAS</sub> | Data input setup time                       |           | 1t <sub>cy</sub> + 40 <sup>(1)</sup>   | —    | —                               | ns   |
| t <sub>SDAH</sub> | Data input hold time                        |           | 10                                     | —    | —                               | ns   |

Note:


1. 1t<sub>cy</sub> = 1/f<sub>1</sub>(s)



**Figure 5.7 I/O Timing of I<sup>2</sup>C bus Interface**

**Table 5.25 External Clock Input (XIN, XCIN)**  
( $V_{CC} = 1.8$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_{opr} = -20$  to  $85^{\circ}\text{C}$  (N version) /  $-40$  to  $85^{\circ}\text{C}$  (D version), unless otherwise specified.)


| Symbol    | Parameter             | Standard                |      |                       |      |                       |      | Unit |
|-----------|-----------------------|-------------------------|------|-----------------------|------|-----------------------|------|------|
|           |                       | VCC = 2.2V, Topr = 25°C |      | VCC = 3V, Topr = 25°C |      | VCC = 5V, Topr = 25°C |      |      |
|           |                       | Min.                    | Max. | Min.                  | Max. | Min.                  | Max. |      |
| tC(XIN)   | XIN input cycle time  | 200                     | —    | 50                    | —    | 50                    | —    | ns   |
| tWH(XIN)  | XIN input "H" width   | 90                      | —    | 24                    | —    | 24                    | —    | ns   |
| tWL(XIN)  | XIN input "L" width   | 90                      | —    | 24                    | —    | 24                    | —    | ns   |
| tC(XCIN)  | XCIN input cycle time | 14                      | —    | 14                    | —    | 14                    | —    | μs   |
| tWH(XCIN) | XCIN input "H" width  | 7                       | —    | 7                     | —    | 7                     | —    | μs   |
| tWL(XCIN) | XCIN input "L" width  | 7                       | —    | 7                     | —    | 7                     | —    | μs   |



**Figure 5.8 External Clock Input Timing Diagram**

**Table 5.26 Timing Requirements of TRAIO**  
( $V_{CC} = 1.8$  to  $5.5$  V,  $V_{SS} = 0$  V and  $T_{opr} = -20$  to  $85^{\circ}\text{C}$  (N version) /  $-40$  to  $85^{\circ}\text{C}$  (D version), unless otherwise specified.)

| Symbol                  | Parameter              | Standard                |      |                       |      |                       |      | Unit |
|-------------------------|------------------------|-------------------------|------|-----------------------|------|-----------------------|------|------|
|                         |                        | Vcc = 2.2V, Topr = 25°C |      | Vcc = 3V, Topr = 25°C |      | Vcc = 5V, Topr = 25°C |      |      |
|                         |                        | Min.                    | Max. | Min.                  | Max. | Min.                  | Max. |      |
| t <sub>c</sub> (TRAIO)  | TRAIO input cycle time | 500                     | —    | 300                   | —    | 100                   | —    | ns   |
| t <sub>WH</sub> (TRAIO) | TRAIO input “H” width  | 200                     | —    | 120                   | —    | 40                    | —    | ns   |
| t <sub>WL</sub> (TRAIO) | TRAIO input “L” width  | 200                     | —    | 120                   | —    | 40                    | —    | ns   |



**Figure 5.9 Input Timing of TRAIO**

