



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Last Time Buy
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	88
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 20x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l3accnfp-30

1.1.3 Specifications

Tables 1.4 to 1.6 list the Specifications.

Table 1.4 Specifications (1)

Item	Function		Specification	
CPU	Central processing unit		R8C CPU core <ul style="list-style-type: none"> Number of fundamental instructions: 89 Minimum instruction execution time: 50 ns ($f(XIN) = 20$ MHz, VCC = 2.7 to 5.5 V) 200 ns ($f(XIN) = 5$ MHz, VCC = 1.8 to 5.5 V) Multiplier: 16 bits \times 16 bits \rightarrow 32 bits Multiply-accumulate instruction: 16 bits \times 16 bits + 32 bits \rightarrow 32 bits Operating mode: Single-chip mode (address space: 1 Mbyte) 	
Memory	ROM/RAM Data flash		Refer to Tables 1.7 to 1.10 Product Lists .	
Power Supply Voltage Detection	Voltage detection circuit		<ul style="list-style-type: none"> Power-on reset Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable) 	
I/O Ports	Programmable I/O ports	R8C/L35C Group	<ul style="list-style-type: none"> CMOS I/O ports: 41, selectable pull-up resistor High current drive ports: 5 	
		R8C/L36C Group	<ul style="list-style-type: none"> CMOS I/O ports: 52, selectable pull-up resistor High current drive ports: 8 	
		R8C/L38C Group	<ul style="list-style-type: none"> CMOS I/O ports: 68, selectable pull-up resistor High current drive ports: 8 	
		R8C/L3AC Group	<ul style="list-style-type: none"> CMOS I/O ports: 88, selectable pull-up resistor High current drive ports: 16 	
Clock	Clock generation circuits		4 circuits: XIN clock oscillation circuit XCIN clock oscillation circuit (32 kHz) High-speed on-chip oscillator (with frequency adjustment function) Low-speed on-chip oscillator <ul style="list-style-type: none"> Oscillation stop detection: XIN clock oscillation stop detection function Frequency divider circuit: Division ratio selectable from 1, 2, 4, 8, and 16 Low-power-consumption modes: Standard operating mode (high-speed clock, low-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode, power-off mode 	
		Real-time clock (timer RE)		
Interrupts		R8C/L35C Group	<ul style="list-style-type: none"> Number of interrupt vectors: 69 External Interrupt: 9 (INT \times 5, key input \times 4) Priority levels: 7 levels 	
		R8C/L36C Group	<ul style="list-style-type: none"> Number of interrupt vectors: 69 External Interrupt: 12 (INT \times 8, key input \times 4) Priority levels: 7 levels 	
		R8C/L38C Group	<ul style="list-style-type: none"> Number of interrupt vectors: 69 External Interrupt: 16 (INT \times 8, key input \times 8) Priority levels: 7 levels 	
		R8C/L3AC Group	<ul style="list-style-type: none"> Number of interrupt vectors: 69 External Interrupt: 16 (INT \times 8, key input \times 8) Priority levels: 7 levels 	
Watchdog Timer		<ul style="list-style-type: none"> 14 bits \times 1 (with prescaler) Selectable reset start function Selectable low-speed on-chip oscillator for watchdog timer 		
DTC (Data Transfer Controller)		<ul style="list-style-type: none"> 1 channel Activation sources: 38 Transfer modes: 2 (normal mode, repeat mode) 		

Table 1.5 Specifications (2)

Item	Function	Specification	
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode	
	Timer RB	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode	
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output: 3 pins), PWM2 mode (PWM output: 1 pin)	
	Timer RD	16 bits × 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output: 6 pins), reset synchronous PWM mode (three-phase waveform output: 6 pins, sawtooth wave modulation), complementary PWM mode (three-phase waveform output: 6 pins, triangular wave modulation), PWM3 mode (PWM output with fixed period: 2 pins)	
	Timer RE	8 bits × 1 Real-time clock mode (counting of seconds, minutes, hours, days of week), output compare mode	
	Timer RG	16 bits × 1 Phase-counting mode, timer mode (output compare function, input capture function), PWM mode (output: 1 pin)	
Serial Interface	UART0, UART1	Clock synchronous serial I/O/UART × 2 channels	
	UART2	Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), multiprocessor communication function	
Synchronous Serial Communication Unit (SSU)		1 (shared with I ² C-bus)	
I ² C bus		1 (shared with SSU)	
LIN Module		Hardware LIN: 1 channel (timer RA, UART0 used)	
A/D Converter	R8C/L35C Group	10-bit resolution × 10 channels, including sample and hold function, with sweep mode	
	R8C/L36C Group	10-bit resolution × 10 channels, including sample and hold function, with sweep mode	
	R8C/L38C Group	10-bit resolution × 16 channels, including sample and hold function, with sweep mode	
	R8C/L3AC Group	10-bit resolution × 20 channels, including sample and hold function, with sweep mode	
D/A Converter		8-bit resolution × 2 circuits	
Comparator B		2 circuits	
LCD Drive Control Circuit	R8C/L35C Group	Common output: Max. 4 pins Segment output: Max. 24 pins	Bias: 1/2, 1/3 Duty: static, 1/2, 1/3, 1/4
	R8C/L36C Group	Common output: Max. 8 pins Segment output: Max. 32 pins (1)	
	R8C/L38C Group	Common output: Max. 8 pins Segment output: Max. 48 pins (1)	Bias: 1/2, 1/3, 1/4 Duty: static, 1/2, 1/3, 1/4, 1/8
	R8C/L3AC Group	Common output: Max. 8 pins Segment output: Max. 56 pins (1)	
		Voltage multiplier and dedicated regulator integrated	

Note:

1. This applies when four pins are selected for common output.

Table 1.9 Product List for R8C/L38C Group**Current of Apr 2011**

Part No.	Internal ROM Capacity		Internal RAM Capacity	Package Type	Remarks
	Program ROM	Data Flash			
R5F2L387CNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	N Version
R5F2L387CNFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A	
R5F2L388CNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2L388CNFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A	
R5F2L38ACNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38ACNFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L38CCNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38CCNFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L387CDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	D Version
R5F2L387CDFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A	
R5F2L388CDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2L388CDFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A	
R5F2L38ACDFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38ACDFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L38CCDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38CCDFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	



**Figure 1.3 Correspondence of Part No., with Memory Size and Package of R8C/L38C Group**

Table 1.10 Product List for R8C/L3AC Group**Current of Apr 2011**

Part No.	Internal ROM Capacity		Internal RAM Capacity	Package Type	Remarks
	Program ROM	Data Flash			
R5F2L3A7CNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0100KB-A	N Version
R5F2L3A7CNFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PRQP0100JD-B	
R5F2L3A8CNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0100KB-A	
R5F2L3A8CNFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PRQP0100JD-B	
R5F2L3AACNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3AACNFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	
R5F2L3ACCNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3ACCNFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	
R5F2L3A7CDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0100KB-A	D Version
R5F2L3A7CDFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PRQP0100JD-B	
R5F2L3A8CDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0100KB-A	
R5F2L3A8CDFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PRQP0100JD-B	
R5F2L3AACDFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3AACDFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	
R5F2L3ACCDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3ACCDFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	

**Figure 1.4 Correspondence of Part No., with Memory Size and Package of R8C/L3AC Group**

1.4 Pin Assignments

Figures 1.9 to 1.13 show Pin Assignments (Top View). Tables 1.11 to 1.13 list the Pin Name Information by Pin Number.




Figure 1.9 Pin Assignment (Top View) of PLQP0052JA-A Package




Figure 1.10 Pin Assignment (Top View) of PLQP0064KB-A and PLQP0064GA-A Packages

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register banks.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

Table 4.3 SFR Information (3) (1)

Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch	DTC Activation Enable Register 4	DTCEN4	00h
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh XXh
00A3h			
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh XXh
00A7h			
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh XXh
00ABh			
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh XXh
00AFh			
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			
00BAh			
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BDh	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
00BEh	UART2 Special Mode Register 2	U2SMR2	X0000000b
00BFh	UART2 Special Mode Register	U2SMR	X0000000b

X: Undefined

Note:

1. Blank spaces are reserved. No access is allowed.

Table 4.16 SFR Information (16) (1)

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
:			
2FFFh			

X: Undefined

Note:

1. Blank spaces are reserved. No access is allowed.

Table 4.17 ID Code Areas and Option Function Select Area

Address	Area Name	Symbol	After Reset
:			
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:			
FFDFh	ID1		(Note 2)
:			
FFE3h	ID2		(Note 2)
:			
FFEBh	ID3		(Note 2)
:			
FFEFh	ID4		(Note 2)
:			
FFF3h	ID5		(Note 2)
:			
FFF7h	ID6		(Note 2)
:			
FFF Bh	ID7		(Note 2)
:			
FFFFh	Option Function Select Register	OFS	(Note 1)

Notes:

1. The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.
Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user.
When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.
Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh.
When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user.
When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

5.2 Recommended Operating Conditions

**Table 5.2 Recommended Operating Conditions
($V_{CC} = 1.8$ to 5.5 V and $T_{OPR} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
V_{CC}/AV_{CC}	Supply voltage		1.8	—	5.5	V
V_{SS}/AV_{SS}	Supply voltage		—	0	—	V
V_{IH}	Input "H" voltage	Other than CMOS input	4.0 V \leq $V_{CC} \leq$ 5.5 V	0.8 V _{CC}	—	V _{CC}
			2.7 V \leq $V_{CC} <$ 4.0 V	0.8 V _{CC}	—	V _{CC}
			1.8 V \leq $V_{CC} <$ 2.7 V	0.9 V _{CC}	—	V _{CC}
	CMOS input	Input level switching function (I/O port)	4.0 V \leq $V_{CC} \leq$ 5.5 V	0.5 V _{CC}	—	V _{CC}
			2.7 V \leq $V_{CC} <$ 4.0 V	0.55 V _{CC}	—	V _{CC}
			1.8 V \leq $V_{CC} <$ 2.7 V	0.65 V _{CC}	—	V _{CC}
		Input level selection : 0.5 V _{CC}	4.0 V \leq $V_{CC} \leq$ 5.5 V	0.65 V _{CC}	—	V _{CC}
			2.7 V \leq $V_{CC} <$ 4.0 V	0.7 V _{CC}	—	V _{CC}
			1.8 V \leq $V_{CC} <$ 2.7 V	0.8 V _{CC}	—	V _{CC}
	Input level selection : 0.7 V _{CC}	4.0 V \leq $V_{CC} \leq$ 5.5 V	0.85 V _{CC}	—	V _{CC}	
		2.7 V \leq $V_{CC} <$ 4.0 V	0.85 V _{CC}	—	V _{CC}	
		1.8 V \leq $V_{CC} <$ 2.7 V	0.85 V _{CC}	—	V _{CC}	
V_{IL}	Input "L" voltage	Other than CMOS input	4.0 V \leq $V_{CC} \leq$ 5.5 V	0	—	0.2 V _{CC}
			2.7 V \leq $V_{CC} <$ 4.0 V	0	—	0.2 V _{CC}
			1.8 V \leq $V_{CC} <$ 2.7 V	0	—	0.05 V _{CC}
	CMOS input	Input level selection : 0.35 V _{CC}	4.0 V \leq $V_{CC} \leq$ 5.5 V	0	—	0.2 V _{CC}
			2.7 V \leq $V_{CC} <$ 4.0 V	0	—	0.2 V _{CC}
			1.8 V \leq $V_{CC} <$ 2.7 V	0	—	0.2 V _{CC}
		Input level selection : 0.5 V _{CC}	4.0 V \leq $V_{CC} \leq$ 5.5 V	0	—	0.4 V _{CC}
			2.7 V \leq $V_{CC} <$ 4.0 V	0	—	0.3 V _{CC}
			1.8 V \leq $V_{CC} <$ 2.7 V	0	—	0.2 V _{CC}
	Input level selection : 0.7 V _{CC}	4.0 V \leq $V_{CC} \leq$ 5.5 V	0	—	0.55 V _{CC}	
		2.7 V \leq $V_{CC} <$ 4.0 V	0	—	0.45 V _{CC}	
		1.8 V \leq $V_{CC} <$ 2.7 V	0	—	0.35 V _{CC}	
$I_{OH(\text{sum})}$	Peak sum output "H" current	Sum of all pins $I_{OH(\text{peak})}$		—	—	—160 mA
$I_{OH(\text{sum})}$	Average sum output "H" current	Sum of all pins $I_{OH(\text{avg})}$		—	—	—80 mA
$I_{OH(\text{peak})}$	Peak output "H" current	Port P10, P11 (2)		—	—	—40 mA
		Other pins		—	—	—10 mA
$I_{OH(\text{avg})}$	Average output "H" current (1)	Port P10, P11 (2)		—	—	—20 mA
		Other pins		—	—	—5 mA
$I_{OL(\text{sum})}$	Peak sum output "L" current	Sum of all pins $I_{OL(\text{peak})}$		—	—	160 mA
$I_{OL(\text{sum})}$	Average sum output "L" current	Sum of all pins $I_{OL(\text{avg})}$		—	—	80 mA
$I_{OL(\text{peak})}$	Peak output "L" current	Port P10, P11 (2)		—	—	40 mA
		Other pins		—	—	10 mA
$I_{OL(\text{avg})}$	Average output "L" current (1)	Port P10, P11 (2)		—	—	20 mA
		Other pins		—	—	5 mA
$f(XIN)$	XIN clock input oscillation frequency		2.7 V \leq $V_{CC} \leq$ 5.5 V	—	—	20 MHz
			1.8 V \leq $V_{CC} <$ 2.7 V	—	—	5 MHz
$f(XCIN)$	XCIN clock input oscillation frequency		1.8 V \leq $V_{CC} \leq$ 5.5 V	—	32.768	50 kHz
f_{OCO40M}	When used as the count source for timer RC, timer RD, or timer RG (3)		2.7 V \leq $V_{CC} \leq$ 5.5 V	32	—	40 MHz
f_{OCO-F}	f_{OCO-F} frequency		2.7 V \leq $V_{CC} \leq$ 5.5 V	—	—	20 MHz
			1.8 V \leq $V_{CC} <$ 2.7 V	—	—	5 MHz
f	System clock frequency		2.7 V \leq $V_{CC} \leq$ 5.5 V	—	—	20 MHz
			1.8 V \leq $V_{CC} <$ 2.7 V	—	—	5 MHz
$f(BCLK)$	CPU clock frequency		2.7 V \leq $V_{CC} \leq$ 5.5 V	—	—	20 MHz
			1.8 V \leq $V_{CC} <$ 2.7 V	—	—	5 MHz

Notes:

- The average output current indicates the average value of current measured during 100 ms.
- This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.
- f_{OCO40M} can be used as the count source for timer RC, timer RD, or timer RG in the range of $V_{CC} = 2.7$ V to 5.5V.

5.3 Peripheral Function Characteristics

Table 5.3 A/D Converter Characteristics
($V_{CC}/AV_{CC} = V_{REF} = 2.2$ to 5.5 V, $V_{SS} = 0$ V, and $T_{OPR} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Conditions		Standard			Unit
				Min.	Typ.	Max.	
—	Resolution	$V_{REF} = AV_{CC}$		—	—	10	Bit
—	Absolute accuracy (2)	10-bit mode	$V_{REF} = AV_{CC} = 5.0$ V	AN_0 to AN_{19} input		—	LSB
			$V_{REF} = AV_{CC} = 3.3$ V	AN_0 to AN_{19} input		±5	LSB
			$V_{REF} = AV_{CC} = 3.0$ V	AN_0 to AN_{19} input		±5	LSB
			$V_{REF} = AV_{CC} = 2.2$ V	AN_0 to AN_{19} input		±5	LSB
		8-bit mode	$V_{REF} = AV_{CC} = 5.0$ V	AN_0 to AN_{19} input		±2	LSB
			$V_{REF} = AV_{CC} = 3.3$ V	AN_0 to AN_{19} input		±2	LSB
			$V_{REF} = AV_{CC} = 3.0$ V	AN_0 to AN_{19} input		±2	LSB
			$V_{REF} = AV_{CC} = 2.2$ V	AN_0 to AN_{19} input		±2	LSB
φAD	A/D conversion clock	$4.0 \leq V_{REF} = AV_{CC} \leq 5.5$ V (1)			2	—	20 MHz
		$3.2 \leq V_{REF} = AV_{CC} \leq 5.5$ V (1)			2	—	16 MHz
		$2.7 \leq V_{REF} = AV_{CC} \leq 5.5$ V (1)			2	—	10 MHz
		$2.2 \leq V_{REF} = AV_{CC} \leq 5.5$ V (1)			2	—	5 MHz
—	Tolerance level impedance				—	3	— kΩ
tconv	Conversion time	10-bit mode	$V_{REF} = AV_{CC} = 5.0$ V, $\phi_{AD} = 20$ MHz			2.2	— μs
		8-bit mode	$V_{REF} = AV_{CC} = 5.0$ V, $\phi_{AD} = 20$ MHz			2.2	— μs
tsamp	Sampling time	$\phi_{AD} = 20$ MHz			0.8	—	μs
Ivref	V _{REF} current	$V_{CC} = 5$ V, XIN = f1 = φAD = 20 MHz			—	45	— μA
V _{REF}	Reference voltage				2.2	—	AV _{CC} V
V _{IA}	Analog input voltage (3)				0	—	V _{REF} V
OCVREF	On-chip reference voltage	$2 \text{ MHz} \leq \phi_{AD} \leq 4 \text{ MHz}$			1.19	1.34	1.49 V

Notes:

- The A/D conversion result will be undefined in wait mode, stop mode, power-off mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- This applies when the peripheral functions are stopped.
- When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.4 D/A Converter Characteristics

($V_{CC}/AV_{CC} = V_{REF} = 2.7$ to 5.5 V and $T_{OPR} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
—	Resolution		—	—	8	Bit
—	Absolute accuracy		—	—	2.5	LSB
t_{SU}	Setup time		—	—	3	μs
R_O	Output resistor		—	6	—	$\text{k}\Omega$
I_{VREF}	Reference power input current	(Note 1)	—	—	1.5	mA

Note:

1. This applies when one D/A converter is used and the value of the DAi register ($i = 0$ or 1) for the unused D/A converter is 00h . The resistor ladder of the A/D converter is not included.

Table 5.5 Comparator B Characteristics

($V_{CC} = 2.7$ to 5.5 V and $T_{OPR} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V_{REF}	IV_{REF1}, IV_{REF3} input reference voltage		0	—	$V_{CC} - 1.4$	V
V_I	IV_{CMP1}, IV_{CMP3} input voltage		-0.3	—	$V_{CC} + 0.3$	V
—	Offset		—	5	100	mV
t_d	Comparator output delay time (1)	$V_I = V_{REF} \pm 100 \text{ mV}$	—	0.1	—	μs
I_{CMP}	Comparator operating current	$V_{CC} = 5.0 \text{ V}$	—	17.5	—	μA

Note:

1. When the digital filter is disabled.

Table 5.8 Voltage Detection 0 Circuit Characteristics
(V_{CC} = 1.8 to 5.5 V and T_{OPR} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{deto}	Voltage detection level V _{deto_0} (1)		1.80	1.90	2.05	V
	Voltage detection level V _{deto_1} (1)		2.15	2.35	2.50	V
	Voltage detection level V _{deto_2} (1)		2.70	2.85	3.05	V
	Voltage detection level V _{deto_3} (1)		3.55	3.80	4.05	V
—	Voltage detection 0 circuit response time (3)	At the falling of V _{CC} from 5 V to (V _{deto_0} - 0.1) V	—	6	150	μs
—	Voltage detection circuit self power consumption	VCA25 = 1, V _{CC} = 5.0 V	—	1.5	—	μA
t _{d(E-A)}	Waiting time until voltage detection circuit operation starts (2)		—	—	100	μs

Notes:

1. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
3. Time until the voltage monitor 0 reset is generated after the voltage passes V_{deto}.

Table 5.9 Voltage Detection 1 Circuit Characteristics
(V_{CC} = 1.8 to 5.5 V and T_{OPR} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{det1}	Voltage detection level V _{det1_0} (1)	At the falling of V _{CC}	2.00	2.20	2.40	V
	Voltage detection level V _{det1_1} (1)	At the falling of V _{CC}	2.15	2.35	2.55	V
	Voltage detection level V _{det1_2} (1)	At the falling of V _{CC}	2.30	2.50	2.70	V
	Voltage detection level V _{det1_3} (1)	At the falling of V _{CC}	2.45	2.65	2.85	V
	Voltage detection level V _{det1_4} (1)	At the falling of V _{CC}	2.60	2.80	3.00	V
	Voltage detection level V _{det1_5} (1)	At the falling of V _{CC}	2.75	2.95	3.15	V
	Voltage detection level V _{det1_6} (1)	At the falling of V _{CC}	2.85	3.10	3.40	V
	Voltage detection level V _{det1_7} (1)	At the falling of V _{CC}	3.00	3.25	3.55	V
	Voltage detection level V _{det1_8} (1)	At the falling of V _{CC}	3.15	3.40	3.70	V
	Voltage detection level V _{det1_9} (1)	At the falling of V _{CC}	3.30	3.55	3.85	V
	Voltage detection level V _{det1_A} (1)	At the falling of V _{CC}	3.45	3.70	4.00	V
	Voltage detection level V _{det1_B} (1)	At the falling of V _{CC}	3.60	3.85	4.15	V
	Voltage detection level V _{det1_C} (1)	At the falling of V _{CC}	3.75	4.00	4.30	V
	Voltage detection level V _{det1_D} (1)	At the falling of V _{CC}	3.90	4.15	4.45	V
	Voltage detection level V _{det1_E} (1)	At the falling of V _{CC}	4.05	4.30	4.60	V
	Voltage detection level V _{det1_F} (1)	At the falling of V _{CC}	4.20	4.45	4.75	V
—	Hysteresis width at the rising of V _{CC} in voltage detection 1 circuit	V _{det1_0} to V _{det1_5} selected	—	0.07	—	V
		V _{det1_6} to V _{det1_F} selected	—	0.10	—	V
—	Voltage detection 1 circuit response time (2)	At the falling of V _{CC} from 5 V to (V _{det1_0} - 0.1) V	—	60	150	μs
—	Voltage detection circuit self power consumption	VCA26 = 1, V _{CC} = 5.0 V	—	1.7	—	μA
t _{d(E-A)}	Waiting time until voltage detection circuit operation starts (3)		—	—	100	μs

Notes:

1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{det1}.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

5.4 DC Characteristics

**Table 5.17 DC Characteristics (1) [4.0 V ≤ V_{cc} ≤ 5.5 V]
(T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
V _{OH}	Output "H" voltage	Port P10, P11 (1)	V _{cc} = 5V	I _{OH} = –20 mA	V _{cc} – 2.0	—	V _{cc}	V
		Other pins	V _{cc} = 5V	I _{OH} = –5 mA	V _{cc} – 2.0	—	V _{cc}	V
		X _{OUT}	V _{cc} = 5V	I _{OH} = –200 μA	1.0	—	—	V
V _{OL}	Output "L" voltage	Port P10, P11 (1)	V _{cc} = 5V	I _{OL} = 20 mA	—	—	2.0	V
		Other pins	V _{cc} = 5V	I _{OL} = 5 mA	—	—	2.0	V
		X _{OUT}	V _{cc} = 5V	I _{OL} = 200 μA	—	—	0.5	V
V _{T+} -V _{T-}	Hysteresis	INT0, INT1, INT2, INT3, INT4, INT5, INT6, INT7, K10, K11, K12, K13, K14, K15, K16, K17, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO			0.05	0.5	—	V
		RESET, WKUP0			0.1	1.0	—	V
I _{IH}	Input "H" current	VI = 5.0 V, V _{cc} = 5.0 V	—	—	5.0	μA		
I _{IL}	Input "L" current	VI = 0 V, V _{cc} = 5.0 V	—	—	–5.0	μA		
R _{PULLUP}	Pull-up resistance	VI = 0 V, V _{cc} = 5.0 V	25	50	100	kΩ		
R _{RXIN}	Feedback resistance	XIN	—	0.3	—	MΩ		
R _{RXCIN}	Feedback resistance	XCIN	—	14	—	MΩ		
V _{RAM}	RAM hold voltage	During stop mode	1.8	—	—	V		

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.

**Table 5.18 DC Characteristics (2) [4.0 V ≤ Vcc ≤ 5.5 V]
(Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition							Standard			Unit	
		Oscillation Circuit		On-Chip Oscillator		CPU Clock	Low-Power-Consumption Setting	Other	Min.	Typ. (3)	Max.		
		XIN (2)	XCIN	High-Speed (fOCO-F)	Low-Speed								
I _{CC}	Power supply current (1)	High-speed clock mode	20 MHz	Off	Off	125 kHz	No division	—	—	7.0	15	mA	
			16 MHz	Off	Off	125 kHz	No division	—	—	5.6	12.5	mA	
			10 MHz	Off	Off	125 kHz	No division	—	—	3.6	—	mA	
			20 MHz	Off	Off	125 kHz	Divide-by-8	—	—	3.0	—	mA	
			16 MHz	Off	Off	125 kHz	Divide-by-8	—	—	2.2	—	mA	
			10 MHz	Off	Off	125 kHz	Divide-by-8	—	—	1.5	—	mA	
	High-speed on-chip oscillator mode	Off	Off	20 MHz	125 kHz	No division	—	—	—	7.0	15	mA	
		Off	Off	20 MHz	125 kHz	Divide-by-8	—	—	—	3.0	—	mA	
		Off	Off	4 MHz	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1	—	—	1	—	mA	
	Low-speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0	—	—	90	400	μA	
		Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0	—	—	100	400	μA	
	Low-speed clock mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM	—	55	—	μA	
		Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock operation	—	15	100	μA	
	Wait mode	Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	—	4	90	μA	
		Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode	—	7	—	μA	
		Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	When external division resistors are used LCD drive control circuit (4)	—	12	—	μA	
		Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	When the internal voltage multiplier is used LCD drive control circuit (5)	—	3.5	—	μA	
	Stop mode	Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM10 = 1	While a WAIT instruction is executed Peripheral clock off	—	2.0	5.0	μA	
		Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM10 = 1	Topr = 25°C Peripheral clock off	—	15	—	μA	
	Power-off mode	Off	Off	Off	Off	—	—	Topr = 25°C	—	0.02	0.2	μA	
	Power-off mode	Off	Off	Off	Off	—	—	Topr = 85°C	—	0.4	—	μA	

Notes:

1. V_{CC} = 4.0 V to 5.5 V, single chip mode, output pins are open, and other pins are V_{SS}.
2. XIN is set to square wave input.
3. V_{CC} = 5.0 V
4. VLCD = V_{CC}, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.
5. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open.

**Table 5.19 DC Characteristics (3) [2.7 V ≤ V_{cc} < 4.0 V]
(T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{OH}	Output "H" voltage	Port P10, P11 (1)	I _{OH} = –5 mA	V _{cc} – 0.5	—	V _{cc} V
		Other pins	I _{OH} = –1 mA	V _{cc} – 0.5	—	V _{cc} V
		X _{OUT}	I _{OH} = –200 μA	1.0	—	— V
V _{OL}	Output "L" voltage	Port P10, P11 (1)	I _{OL} = 5 mA	—	—	0.5 V
		Other pins	I _{OL} = 1 mA	—	—	0.5 V
		X _{OUT}	I _{OL} = 200 μA	—	—	0.5 V
V _{T+} -V _{T-}	Hysteresis	INT0, INT1, INT2, INT3, INT4, INT5, INT6, INT7, K10, K11, K12, K13, K14, K15, K16, K17, TRAIO, TRCIOA, TRCIQB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRQ, TRCCLK, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO		0.05	0.4	— V
		RESET, WKUP0		0.1	0.8	— V
I _{IH}	Input "H" current		V _I = 3.0 V, V _{cc} = 3.0 V	—	—	5.0 μA
I _{IL}	Input "L" current		V _I = 0 V, V _{cc} = 3.0 V	—	—	–5.0 μA
R _{PULLUP}	Pull-up resistance		V _I = 0 V, V _{cc} = 3.0 V	30	100	170 kΩ
R _{RXIN}	Feedback resistance	XIN		—	0.3	— MΩ
R _{RXCIN}	Feedback resistance	XCIN		—	14	— MΩ
V _{RAM}	RAM hold voltage		During stop mode	1.8	—	— V

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.

**Table 5.20 DC Characteristics (4) [2.7 V ≤ Vcc < 4.0 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition							Standard			Unit		
		Oscillation Circuit		On-Chip Oscillator		CPU Clock	Low-Power-Consumption Setting	Other		Min.	Typ. (3)	Max.		
		XIN (2)	XCIN	High-Speed (fOCO-F)	Low-Speed									
Icc	Power supply current (1)	High-speed clock mode	20 MHz	Off	Off	125 kHz	No division	—		—	7.0	14.5	mA	
			10 MHz	Off	Off	125 kHz	No division	—		—	3.6	10	mA	
			20 MHz	Off	Off	125 kHz	Divide-by-8	—		—	3.0	—	mA	
			10 MHz	Off	Off	125 kHz	Divide-by-8	—		—	1.5	—	mA	
		High-speed on-chip oscillator mode	Off	Off	20 MHz	125 kHz	No division	—		—	7.0	14.5	mA	
			Off	Off	20 MHz	125 kHz	Divide-by-8	—		—	3.0	—	mA	
			Off	Off	10 MHz	125 kHz	No division	—		—	4.0	—	mA	
			Off	Off	10 MHz	125 kHz	Divide-by-8	—		—	1.7	—	mA	
			Off	Off	4 MHz	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1	—		—	1	—	mA
		Low-speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0	—		—	85	390	μA
			Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0	—		—	90	400	μA
		Low-speed clock mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM		—	50	—	μA
			Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock operation		—	15	90	μA
		Wait mode	Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off		—	5	80	μA
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed LCD drive control circuit (4) When external division resistors are used Peripheral clock off Timer RE operation in real-time clock mode	—	5	—	μA	
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	LCD drive control circuit (5) When the internal voltage multiplier is used	—	11	—	μA	
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode	—	3.5	—	μA	
		Stop mode	Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM10 = 1	Topr = 25°C Peripheral clock off	—	2	5.0	μA	
			Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM10 = 1	Topr = 85°C Peripheral clock off	—	13.0	—	μA	
		Power-off mode	Off	Off	Off	Off	—	—	Topr = 25°C	—	0.02	0.2	μA	
			Off	Off	Off	Off	—	—	Topr = 85°C	—	0.3	—	μA	

Notes:

1. Vcc = 2.7 V to 4.0 V, single chip mode, output pins are open, and other pins are Vss.
2. XIN is set to square wave input.
3. Vcc = 3.0 V
4. VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.
5. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open.




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)