

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "Embedded - Microcontrollers"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I²C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f15354-i-so

- Communication:
  - Up to two EUSART, RS-232, RS-485, LIN compatible
  - Up to two SPI
  - Two I^2C, SMBus, PMBus™ compatible
- Up to 44 I/O Pins
  - Individually programmable pull-ups slew rate control Interrupt-on-Change with edge-select

Analog Peripherals

- Analog-to-Digital Converter (ADC):
  - 10-bit with up to 43 external channels
  - Conversion available during Sleep
- Two Comparator:
  - Low-Power/High-Speed mode
  - Fixed Voltage Reference at (non)inverting input(s)
  - Comparator outputs externally accessible
- 5-Bit Digital-to-Analog Converter (DAC):
  - 5-bit resolution, rail-to-rail
  - Positive Reference Selection
  - Unbuffered I/O pin output
  - Internal connections to ADCs and comparators
- Voltage Reference:
  - Fixed Voltage Reference with 1.024V, 2.048V and 4.096V output level

Flexible Oscillator Structure

- High-Precision Internal Oscillator:
  - Selectable frequency range up to 32 MHz
  - ±1% at calibration (nominal)
- x2/x4 PLL with Internal and External Sources
- Low-Power Internal 32 kHz Oscillator (LFINTOSC)
- External 32 kHz Crystal Oscillator (SOCS)
- External Oscillator Block with:
  - Three crystal/resonator modes up to 20 MHz
  - Three external clock modes up to 20 MHz
  - Fail-Safe Clock Monitor
  - Allows for safe shutdown if peripherals clock stops
  - Oscillator Start-up Timer (OST)
  - Ensures stability of crystal oscillator sources

TABLE 1: PIC16(L)F153XX FAMILY TYPES

Device	Data Sheet Index	Program Flash Memory (KW)	Program Flash Memory (KB)	Storage Area Flash (B)	Data SRAM (bytes)	I/O Pins	10-Bit ADC	5-Bit DAC	Comparator	8-Bit/ (with HLT) Timer	16-Bit Timer	Window Watchdog Timer	CCP/10-Bit PWM	CWG	NCO	CLC	Zero Cross Detect	Temperature Sensor	Memory Access Partition	Device Information Area	EUSART/ I^2C/SPI	Peripheral Pin Select	Peripheral Module Disable	Debug (1)
PIC16F15313	**(C)**	2	3.5	224	256	6	5	1	1	1	2	Y	2/4	1	1	4	Y	Y	Y	Y	1/1	Y	Y	I
PIC16F15323	**(C)**	2	3.5	224	256	12	11	1	2	1	2	Y	2/4	1	1	4	Y	Y	Y	Y	1/1	Y	Y	I
PIC16F15324	**(D)**	4	7	224	512	12	11	1	2	1	2	Y	2/4	1	1	4	Y	Y	Y	Y	2/1	Y	Y	I
PIC16F15325	**(B)**	8	14	224	1024	12	11	1	2	1	2	Y	2/4	1	1	4	Y	Y	Y	Y	2/1	Y	Y	I
PIC16F15344	**(D)**	4	7	224	512	18	17	1	2	1	2	Y	2/4	1	1	4	Y	Y	Y	Y	2/1	Y	Y	I
PIC16F15345	**(B)**	8	14	224	1024	18	17	1	2	1	2	Y	2/4	1	1	4	Y	Y	Y	Y	2/1	Y	Y	I
PIC16F15354	**(A)**	4	7	224	512	25	24	1	2	1	2	Y	2/4	1	1	4	Y	Y	Y	Y	2/2	Y	Y	I
PIC16F15355	**(A)**	8	14	224	1024	25	24	1	2	1	2	Y	2/4	1	1	4	Y	Y	Y	Y	2/2	Y	Y	I
PIC16F15356	**(E)**	16	28	224	2048	25	24	1	2	1	2	Y	2/4	1	1	4	Y	Y	Y	Y	2/2	Y	Y	I
PIC16F15375	**(F)**	8	14	224	1024	36	35	1	2	1	2	Y	2/4	1	1	4	Y	Y	Y	Y	2/2	Y	Y	I
PIC16F15376	**(E)**	16	28	224	2048	36	35	1	2	1	2	Y	2/4	1	1	4	Y	Y	Y	Y	2/2	Y	Y	I
PIC16F15385	**(F)**	8	14	224	1024	44	43	1	2	1	2	Y	2/4	1	1	4	Y	Y	Y	Y	2/2	Y	Y	I
PIC16F15386	**(E)**	16	28	224	2048	44	43	1	2	1	2	Y	2/4	1	1	4	Y	Y	Y	Y	2/2	Y	Y	I

Note 1: I - Debugging integrated on chip.

Data Sheet Index:

- **A:** Future Release PIC16(L)F15354/5 Data Sheet, 28-Pin
- **B:** Future Release PIC16(L)F15325/45 Data Sheet, 14/20-Pin
- **C:** Future Release PIC16(L)F15313/23 Data Sheet, 8/14-Pin
- **D:** Future Release PIC16(L)F15324/44 Data Sheet, 14/20-Pin
- **E:** Future Release PIC16(L)F15356/76/86 Data Sheet, 28/40/48-Pin
- **F:** Future Release PIC16(L)F15375/85 Data Sheet, 40/48-Pin

Note: For other small form-factor package availability and marking information, visit www.microchip.com/packaging or contact your local sales office.

TABLE 2: PACKAGES

Device	(S)PDIP	SOIC	SSOP	TSSOP	(U)DFN (3x3)	QFN (4x4)	QFN (6x6)	UQFN (4x4)	TQFP	QFN (8x8)	UQFN (5x5)	UQFN (6x6)
PIC16(L)F15313	X	X	—	—	X	—	—	—	—	—	—	—
PIC16(L)F15323	X	X	—	X	—	X	—	X	—	—	—	—
PIC16(L)F15324	X	X	—	X	—	X	—	X	—	—	—	—
PIC16(L)F15325	X	X	—	X	—	X	—	X	—	—	—	—
PIC16(L)F15344	X	X	X	—	—	X	—	X	—	—	—	—
PIC16(L)F15345	X	X	X	—	—	X	—	X	—	—	—	—
PIC16(L)F15354	X	X	X	—	—	—	X	X	—	—	—	—
PIC16(L)F15355	X	X	X	—	—	—	X	X	—	—	—	—
PIC16(L)F15356	X	X	X	—	—	—	X	X	—	—	—	—
PIC16(L)F15375	X	—	—	—	—	—	—	—	X	X	X	—
PIC16(L)F15376	X	—	—	—	—	—	—	—	X	X	X	—
PIC16(L)F15385	—	—	—	—	—	—	—	—	X	—	—	X
PIC16(L)F15386	—	—	—	—	—	—	—	—	X	—	—	X

Note: Pin details are subject to change.

PIN DIAGRAMS

FIGURE 1: 8-PIN PDIP, SOIC, MSOP, FOR PIC16(L)F15313



Note: See Table 3 for location of all peripheral functions.

FIGURE 2: 14-PIN PDIP, SOIC, TSSOP FOR PIC16(L)F15323



Note: See Table 4 for location of all peripheral functions.

FIGURE 3: 14-PIN PDIP, TSSOP FOR PIC16(L)F15324 AND PIC16(L)F15325



Note: See Table 4 for location of all peripheral functions.

FIGURE 4: 20-PIN PDIP, SOIC, SSOP FOR PIC16(L)F15344, PIC16(L)F15345



Note: See Table 4 for location of all peripheral functions.

FIGURE 7: 16-PIN QFN/UQFN (4X4) FOR PIC16(L)F15323, PIC16(L)F15324, PIC16(L)F15325



Note 1: See Table 4 for location of all peripheral functions.

2: It is recommended that the exposed bottom pad be connected to VSS.

FIGURE 8: 20-PIN QFN/UQFN (4x4) FOR PIC16(L)F15344 AND PIC16(L)F15345



Note 1: See Table 4 for location of all peripheral functions.

2: It is recommended that the exposed bottom pad be connected to VSS.

FIGURE 9: 28-PIN UQFN (4X4) FOR PIC16(L)F15354, PIC16(L)F15355, PIC16(L)F15356



Note: See Table 5 or the pin allocation tables.

FIGURE 10: 28-PIN QFN (6X6) FOR PIC16(L)F15354, PIC16(L)F15355, PIC16(L)F15356



Note: See Table 5 or the pin allocation tables.

FIGURE 11: 40-PIN UQFN (5X5) FOR PIC16(L)F15375, PIC16(L)F15376



Note: See Table 6 for the pin allocation tables.

FIGURE 12: 44-PIN TQFP (10X10) FOR PIC16(L)F15375, PIC16(L)F15376



Note 1: See Table 6 for location of all peripheral functions.

2: All VDD and all VSS pins must be connected at the circuit board level. Allowing one or more VSS or VDD pins to float may result in degraded electrical performance or non-functionality.

FIGURE 13: 44-PIN QFN (8X8X0.9) FOR PIC16(L)F15375, PIC16(L)F15376



Note 1: See Table 6 for location of all peripheral functions.

2: All VDD and all VSS pins must be connected at the circuit board level. Allowing one or more VSS or VDD pins to float may result in degraded electrical performance or non-functionality.

3: The bottom pad of the QFN/UQFN package should be connected to VSS at the circuit board level.

4: No internal connection; reserved for backwards compatibility with previous 44-pin devices (VSS connection).

5: No internal connection; reserved for backwards compatibility with previous 44-pin devices (VDD connection).

FIGURE 14: 48-PIN UQFN (6X6) FOR PIC16(L)F15385, PIC16(L)F15386



Note: See Table 7 for location of all peripheral functions.

FIGURE 15: 48-PIN TQFP (7X7) FOR PIC16(L)F15385, PIC16(L)F15386



Note: See Table 7 for location of all peripheral functions.

PIN ALLOCATION TABLES

TABLE 3: 8-PIN ALLOCATION TABLE (PIC16(L)F15313)

I/O(2)	8-Pin PDIP/SOIC/MSOP	ADC	Reference	Comparator	NCO	DAC	Timers	CCP	PWM	CWG	MSSP	ZCD	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RA0	7	ANA0	—	C1IN0+	—	DAC1OUT	—	—	—	—	—	—	TX/CK(1)	CLCIN3(1)	—	IOCA0	Y	ICDDAT/ ICSPDAT
RA1	6	ANA1	V_{REF+}	C1IN0-	—	$DA1_{REF+}$	T0CKI(1)	—	—	—	SSP1CLK(1),(4) SSP1DAT(1),(4)	—	RX/DT(1)	CLCIN2(1)	—	IOCA1	Y	ICDCLK/ ICSPCLK
RA2	5	ANA2	V_{REF-}	—	—	$DAC1_{REF-}$	—	—	—	CWG1(1)	SSP1CLK(1),(4) SSP1DAT(1),(4)	ZCD1	—	—	—	INT(1) IOCA2	Y	—
RA3	4	—	—	—	—	—	—	—	—	—	SSP1SS(1)	—	—	CLCIN0(1)	—	IOCA3	Y	$\overline{MCLR}$ V_{PP}
RA4	3	ANA4	—	C1IN1-	—	—	T1G(1) SOSCO	—	—	—	—	—	—	—	—	IOCA4	Y	CLKOUT OSC2
RA5	2	ANA5 ADACT(1)	—	—	—	—	T1CKI(1) T2IN(1) SOSCIN SOSCI	CCP1(1) CCP2(1)	—	—	—	—	—	CLCIN1(1)	—	IOCA5	Y	CLKIN OSC1 EIN
V_{DD}	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	V_{DD}
V_{SS}	8	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	V_{SS}
OUT(2)	—	—	—	C1OUT	NCO1OUT	—	TMR0	CCP1	PWM3	CWG1A	SDO1	—	DT1(3)	CLC1OUT	CLKR	—	—	—
	—	—	—	C2OUT	—	—	—	CCP2	PWM4	CWG1B	SCK1	—	CK1	CLC2OUT	—	—	—	—
	—	—	—	—	—	—	—	—	PWM5	CWG1C	SCL1(3),(4)	—	TX1	CLC3OUT	—	—	—	—
	—	—	—	—	—	—	—	—	PWM6	CWG1D	SDA1(3),(4)	—	—	CLC4OUT	—	—	—	—

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.

2: All digital output signals shown in this row are PPS re-mappable. These signals may be mapped to output onto one of several PORTx pin options.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I^2C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I^2C specific or SMBUS input buffer thresholds.

TABLE 4: 14/16/20-PIN ALLOCATION TABLE (PIC16(L)F15323, PIC16(L)F15324, PIC16(L)F15325, PIC16(L)F15344, PIC16(L)F15345)

I/O[2]	14-Pin PDIP/SOIC/TSSOP	16-Pin QFN/UQFN	20-Pin PDIP/SOIC/SSOP	20-Pin QFN	ADC	Reference	Comparator	NCO	DAC	Timers	CCP	PWM	CWG	MSSP	ZCD	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RA0	13	12	19	16	ANA0	—	C1IN0+	—	DAC1OUT	—	—	—	—	—	—	—	—	—	IOCA0	Y	ICDDAT/ ICSPDAT
RA1	12	11	18	15	ANA1	V_{REF+}	C1IN0-	—	$DA1_{REF+}$	T0CKI[1]	—	—	—	—	—	—	—	—	IOCA1	Y	ICDCLK/ ICSPCLK
RA2	11	10	17	14	ANA2	V_{REF-}	—	—	$DAC1_{REF-}$	—	—	—	CWG1[1]	—	ZCD1	—	CLCIN0[1],[6]	—	INT[1] IOCA2	Y	—
RA3	4	3	4	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCA3	Y	$\overline{MCLR}$ V_{PP}
RA4	3	2	3	20	ANA4	—	C1IN1-	—	—	T1G[1] SOSCO	—	—	—	—	—	—	—	—	IOCA4	Y	CLKOUT OSC2
RA5	2	1	2	19	ANA5	—	—	—	—	T1CKI[1] T2IN SOSCIN SOSCI		—	—	—	—	—	CLCIN3[1],[5]	—	IOCA5	Y	CLKIN OSC1 EIN
RC0	10	9	16	13	ANC0	—	C2IN0+	—	—	—	—	—	—	SSP1CLK[1],[5] SSP1DAT[1],[5]	—	—	—	—	IOCC0	Y	—
RC1	9	8	15	12	ANC1	—	C1IN1- C2IN1-	—	—	—	—	—	—	SSP1CLK[1],[5] SSP1DAT[1],[5]	—	—	CLCIN2[1],[5]	—	IOCC1	Y	—
RC2	8	7	14	11	ANC2	—	C1IN2- C2IN2-	—	—	—	—	—	—	—	—	—	—	—	IOCC2	Y	—
RC3	7	6	7	4	ANC3	—	C1IN3- C2IN3-	—	—	—	CCP2	—	—	SSP1SS[5]	—	—	CLCIN1[1],[6] CLCIN0[1],[5]	—	IOCC3	Y	—
RC4	6	5	6	3	ANC4	—	—	—	—	—	—	—	—	SSP2CLK[1],[5] SSP2DAT[1],[5]	—	TX1/CK1[5]	CLCIN1[1],[5]	—	IOCC4	Y	—
RC5	5	4	5	2	ANC5	—	—	—	—	—	CCP1	—	—	SSP1CLK[1],[5] SSP1DAT[1],[5]	—	RX1/DT1[5]	—	—	IOCC5	Y	—
RC6	—	—	8	5	ANC6	—	—	—	—	—	—	—	—	SSP1SS1[6]	—	—	—	—	IOCC6	Y	—
RC7	—	—	9	6	ANC7	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCC7	Y	—
RB4	—	—	13	10	ANB4 ADACT[1]	—	—	—	—	—	—	—	—	SSP1CLK[1],[6] SSP1DAT[1],[6]	—	—	CLCIN2[1],[6]	—	IOCB4	—	—
RB5	—	—	12	9	ANB5	—	—	—	—	—	—	—	—	SSP2CLK[1],[6] SSP2DAT[1],[6]	—	RX1/DT1[6]	CLCIN3[1],[6]	—	IOCB5	—	—

TABLE 5: 28-PIN ALLOCATION TABLE (PIC16(L)F15354, PIC16(L)F15355, PIC16(L)F15356)

I/O[2]	28-Pin PDIP/SOIC/SSOP	28-Pin (U)QFN	ADC	Reference	Comparator	NCO	DAC	Timers	CCP	PWM	CWG	MSSP	ZCD	EUSART	CLC	CLKR	Interrupt	Pull—up	Basic
RA0	2	27	ANA0	—	C1IN0- C2IN0-	—	—	—	—	—	—	—	—	—	CLCIN0[1]	—	IOCA0	Y	—
RA1	3	28	ANA1	—	C1IN1- C2IN1-	—	—	—	—	—	—	—	—	—	CLCIN1[1]	—	IOCA1	Y	—
RA2	4	1	ANA2	—	C1IN0+ C2IN0+	—	—	—	—	—	—	—	—	—	—	—	IOCA2	Y	—
RA3	5	2	ANA3	VREF+	C1IN1+	—	DACREF+	—	—	—	—	—	—	—	—	—	IOCA3	Y	—
RA4	6	3	ANA4	—	—	—	—	T0CKI	—	—	—	—	—	—	—	—	IOCA4	Y	—
RA5	7	4	ANA5	—	—	—	—	T1G[1]	—	—	—	SSP1SS[1]	—	—	—	—	IOCA5	Y	—
RA6	10	7	ANA6	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCA6	Y	CLKOUT
RA7	9	6	ANA7	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCA7	Y	CLKIN
RB0	21	18	ANB0	—	C2IN1+	—	—	—	—	—	CWG1[1]	SSP2SS[1]	ZCD1	—	—	—	INT[1] IOCB0	Y	—
RB1	22	19	ANB1	—	C1IN3- C2IN3-	—	—	—	—	—	—	SSP1CLK[1] SSP1DAT[1]	—	—	—	—	IOCB1	Y	—
RB2	23	20	ANB2	—	—	—	—	—	—	—	—	SSP1CLK[1] SSP1DAT[1]	—	—	—	—	IOCB2	Y	—
RB3	24	21	ANB3	—	C1IN2- C2IN2-	—	—	—	—	—	—	—	—	—	—	—	IOCB3	Y	—
RB4	25	22	ANB4 ADACT[1]	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCB4	Y	—
RB5	26	23	ANB5	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCB5	Y	—
RB6	27	24	ANB6	—	—	—	—	—	—	—	—	—	—	TX2 CK2[1]	CLCIN2[1]	—	IOCB6	Y	ICDCLK ICSPCLK
RB7	28	25	ANB7	—	—	—	DAC1OUT2	—	—	—	—	—	—	RX2 DT2[1]	CLCIN3[1]	—	IOCB7	Y	ICDDAT ICSPDAT
RC0	11	8	ANC0	—	—	—	—	SOSCO T1CKI	—	—	—	—	—	—	—	—	IOCC0	Y	—
RC1	12	9	ANC1	—	—	—	—	SOSCI	CCP2[1]	—	—	—	—	—	—	—	IOCC1	Y	—
RC2	13	10	ANC2	—	—	—	—	—	CCP1[1]	—	—	—	—	—	—	—	IOCC2	Y	—
RC3	14	11	ANC3	—	—	—	—	T2IN[1]	—	—	—	SSP1CLK[1] SSP1DAT[1]	—	—	—	—	IOCC3	Y	—
RC4	15	12	ANC4	—	—	—	—	—	—	—	—	SSP1CLK[1] SSP1DAT[1]	—	—	—	—	IOCC4	Y	—

TABLE 5: 28-PIN ALLOCATION TABLE (PIC16(L)F15354, PIC16(L)F15355, PIC16(L)F15356) (CONTINUED)

I/O(2)	28-Pin PDIP/SOIC/SSOP	28-Pin (U)QFN	ADC	Reference	Comparator	NCO	DAC	Timers	CCP	PWM	CWG	MSSP	ZCD	EUSART	CLC	CLKR	Interrupt	Pull—up	Basic
RC5	16	13	ANC5	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCC5	Y	—
RC6	17	14	ANC6	—	—	—	—	—	—	—	—	—	—	TX1 CK1(1)	—	—	IOCC6	Y	—
RC7	18	15	ANC7	—	—	—	—	—	—	—	—	—	—	RX1 DT1(1)	—	—	IOCC7	Y	—
RE3	1	26	ANE3	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCE3	Y	$\overline{MCLR}$ V_{PP}
VDD	20	17	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VDD
VSS	8	16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VSS
VSS	19	5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VSS
VSEL0	19	17	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
OUT(2)	—	—	—	—	C1OUT	NCO1OUT	—	TMR0	CCP1	PWM3	CWG1A CWG2A	SDO	—	DT(3)	CLC1OUT	CLKR	—	—	—
	—	—	—	—	C2OUT	—	—	—	CCP2	PWM4	CWG1B CWG2B	SCK	—	CK	CLC2OUT	—	—	—	—
	—	—	—	—	—	—	—	—	—	PWM5	CWG1C CWG2C	SCL(3),(4)	—	TX	CLC3OUT	—	—	—	—
	—	—	—	—	—	—	—	—	—	PWM6	CWG1D CWG2D	SDA(3),(4)	—	—	CLC4OUT	—	—	—	—

Note 1: This is a PPS re-mappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.

2: All digital output signals shown in this row are PPS re-mappable. These signals may be mapped to output onto one of several PORTx pin options.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I^2C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I^2C specific or SMBUS input buffer thresholds.

TABLE 6: 40/44-PIN ALLOCATION TABLE (PIC16(L)F15375, PIC16(L)F15376)

I/O(2)	40-Pin PDIP	40-Pin UQFN	44-Pin QFN	44-Pin TQFP	ADC	Reference	Comparator	NCO	DAC	Timers	CCP	PWM	CWG	MSSP	ZCD	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RA0	2	17	19	19	ANA0	—	C1IN0- C2IN0-	—	—	—	—	—	—	—	—	—	CLCIN0(1)	—	IOCA0	Y	—
RA1	3	18	20	20	ANA1	—	C1IN1- C2IN1-	—	—	—	—	—	—	—	—	—	CLCIN1(1)	—	IOCA1	Y	—
RA2	4	19	21	21	ANA2	—	C1IN0+ C2IN0+	—	—	—	—	—	—	—	—	—	—	—	IOCA2	Y	—
RA3	5	20	22	22	ANA3	VREF+	C1IN1+	—	DACREF+	—	—	—	—	—	—	—	—	—	IOCA3	Y	—
RA4	6	21	23	23	ANA4	—	—	—	—	T0CKI(1)	—	—	—	—	—	—	—	—	IOCA4	Y	—
RA5	7	22	24	24	ANA5	—	—	—	—	T1G(1)	—	—	—	SSP1SS(1)	—	—	—	—	IOCA5	Y	—
RA6	14	29	33	31	ANA6	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCA6	Y	CLKOUT
RA7	13	28	32	30	ANA7	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCA7	Y	CLKIN
RB0	33	8	9	8	ANB0	—	C2IN1+	—	—	—	—	—	CWG1(1)	SSP2SS(1)	ZCD1	—	—	—	INT(1) IOCB0	Y	—
RB1	34	9	10	9	ANB1	—	C1IN3- C2IN3-	—	—	—	—	—	—	SSP1CLK(1) SSP1DAT(1)	—	—	—	—	IOCB1	Y	—
RB2	34	10	11	10	ANB2	—	—	—	—	—	—	—	—	SSP1CLK(1) SSP1DAT(1)	—	—	—	—	IOCB2	Y	—
RB3	36	11	12	11	ANB3	—	C1IN2- C2IN2-	—	—	—	—	—	—	—	—	—	—	—	IOCB3	Y	—
RB4	37	12	14	14	ANB4 ADACT(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCB4	Y	—
RB5	38	13	15	15	ANB5	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCB5	Y	—
RB6	39	14	16	16	ANB6	—	—	—	—	—	—	—	—	—	—	TX2 CK2(1)	CLCIN2(1)	—	IOCB6	Y	ICDCLK ICSPCLK
RB7	40	15	17	17	ANB7	—	—	—	DAC1OUT2	—	—	—	—	—	—	RX2 DT2(1)	CLCIN3(1)	—	IOCB7	Y	ICDDAT ICSPDAT
RC0	15	30	34	32	ANC0	—	—	—	—	SOSCO T1CKI(1)	—	—	—	—	—	—	—	—	IOCC0	Y	—
RC1	16	31	35	35	ANC1	—	—	—	—	SOSCI	CCP2(1)	—	—	—	—	—	—	—	IOCC1	Y	—
RC2	17	32	36	36	ANC2	—	—	—	—	—	CCP1(1)	—	—	—	—	—	—	—	IOCC2	Y	—
RC3	18	33	37	37	ANC3	—	—	—	—	T2IN(1)	—	—	—	SSP1CLK(1) SSP1DAT(1)	—	—	—	—	IOCC3	Y	—
RC4	23	38	42	42	ANC4	—	—	—	—	—	—	—	—	SSP1CLK(1) SSP1DAT(1)	—	—	—	—	IOCC4	Y	—

TABLE 6: 40/44-PIN ALLOCATION TABLE (PIC16(L)F15375, PIC16(L)F15376) (CONTINUED)

I/O(2)	40-Pin PDIP	40-Pin UQFN	44-Pin QFN	44-Pin TQFP	ADC	Reference	Comparator	NCO	DAC	Timers	CCP	PWM	CWG	MSSP	ZCD	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RC5	24	39	43	43	ANC5	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCC5	Y	—
RC6	25	40	44	44	ANC6	—	—	—	—	—	—	—	—	—	—	TX1 CK1(1)	—	—	IOCC6	Y	—
RC7	26	1	1	1	ANC7	—	—	—	—	—	—	—	—	—	—	RX1 DT1(1)	—	—	IOCC7	Y	—
RD0	19	34	38	38	AND0	—	—	—	—	—	—	—	—	SSP2CLK(1) SSP2DAT(1)	—	—	—	—	—	—	—
RD1	20	35	39	39	AND1	—	—	—	—	—	—	—	—	SSP2CLK(1) SSP2DAT(1)	—	—	—	—	—	—	—
RD2	21	36	40	40	AND2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RD3	22	37	41	41	AND3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RD4	27	2	2	2	AND4	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RD5	28	3	3	3	AND5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RD6	29	4	4	4	AND6	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RD7	30	5	5	5	AND7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RE0	8	23	25	25	ANE0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RE1	9	24	26	26	ANE1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RE2	10	25	27	27	ANE2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RE3	1	16	18	18	ANE3	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCE3	Y	$\overline{MCLR}$ V_{PP}
VDD	11	26	7	7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VDD
VDD	32	7	28	28	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VDD
VSS	12	27	6	6	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VSS
VSS	31	6	30	29	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VSS
VSEL0	31	6	6	6	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

TABLE 6: 40/44-PIN ALLOCATION TABLE (PIC16(L)F15375, PIC16(L)F15376) (CONTINUED)

I/O(2)	40-Pin PDIP	40-Pin UQFN	44-Pin QFN	44-Pin TQFP	ADC	Reference	Comparator	NCO	DAC	Timers	CCP	PWM	CWG	MSSP	ZCD	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
OUT(2)	—	—	—	—	—	—	C1OUT	NCO1OUT	—	TMR0	CCP1	PWM3	CWG1A CWG2A	SDO1 SDO2	—	DT(3)	CLC1OUT	CLKR	—	—	—
	—	—	—	—	—	—	C2OUT	—	—	—	CCP2	PWM4	CWG1B CWG2B	SCK1 SCK2	—	CK1 CK2	CLC2OUT	—	—	—	—
	—	—	—	—	—	—	—	—	—	—	—	PWM5	CWG1C CWG2C	SCK1(3),(4) SCL2(3),(4)	—	TX1 TX2	CLC3OUT	—	—	—	—
	—	—	—	—	—	—	—	—	—	—	—	PWM6	CWG1D CWG2D	SDA1(3),(4) SDA2(3),(4)	—	—	CLC4OUT	—	—	—	—

Note 1: This is a PPS re-mappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.

2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I^2C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I^2C specific or SMBUS input buffer thresholds.

TABLE 7: 48-PIN ALLOCATION TABLE (PIC16(L)F15385, PIC16(L)F15386)

I/O(2)	48-Pin UQFN/TQFP	ADC	Reference	Comparator	NCO	DAC	Timers	CCP	PWM	CWG	MSSP	ZCD	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RA0	21	ANA0	—	C1IN0- C2IN0-	—	—	—	—	—	—	—	—	—	CLCIN0(1)	—	IOCA0	Y	—
RA1	22	ANA1	—	C1IN1- C2IN1-	—	—	—	—	—	—	—	—	—	CLCIN1(1)	—	IOCA1	Y	—
RA2	23	ANA2	—	C1IN0+ C2IN0+	—	—	—	—	—	—	—	—	—	—	—	IOCA2	Y	—
RA3	24	ANA3	VREF+	C1IN1+	—	DACREF+	—	—	—	—	—	—	—	—	—	IOCA3	Y	—
RA4	25	ANA4	—	C1IN1-	—	—	T0CKI(1)	—	—	—	—	—	—	—	—	IOCA4	Y	—
RA5	26	ANA5 ADACT	—	—	—	—	T1G(1)	—	—	—	SSP1SS(1)	—	—	—	—	IOCA5	Y	—
RA6	33	ANA6	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCA6	Y	CLKOUT
RA7	32	ANA7	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCA7	Y	CLKIN
RB0	8	ANB0	—	C2IN1+	—	—	—	—	—	CWG1(1)	SSP2SS(1)	ZCD1	—	—	—	INT(1) IOCB0	Y	—
RB1	9	ANB1	—	C1IN3- C2IN3-	—	—	—	—	—	—	SSP1CLK(1) SSP1DAT(1)	—	—	—	—	IOCB1	Y	—
RB2	10	ANB2	—	—	—	—	—	—	—	—	SSP1CLK(1) SSP1DAT(1)	—	—	—	—	IOCB2	Y	—
RB3	11	ANB3	—	C1IN3- C2IN3-	—	—	—	—	—	—	—	—	—	—	—	IOCB3	Y	—
RB4	16	ANB4 ADACT(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCB4	Y	—
RB5	17	ANB5	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCB5	Y	—
RB6	18	ANB6	—	—	—	—	—	—	—	—	—	—	TX2 CK2(1)	CLCIN2(1)	—	IOCB6	Y	ICDCLK ICSPCLK
RB7	19	ANB7	—	—	—	DAC1OUT2	—	—	—	—	—	—	RX2 DT2(1)	CLCIN3(1)	—	IOCB7	Y	ICDDAT ICSPDAT
RC0	34	ANC0	—	—	—	—	SOSCO T1CKI(1)	—	—	—	—	—	—	—	—	IOCC0	Y	—
RC1	35	ANC1	—	—	—	—	SOSCI	CCP2(1)	—	—	—	—	—	—	—	IOCC1	Y	—
RC2	40	ANC2	—	—	—	—	—	CCP1(1)	—	—	—	—	—	—	—	IOCC2	Y	—
RC3	41	ANC3	—	—	—	—	T2IN(1)	—	—	—	SSP1CLK(1) SSP1DAT(1)	—	—	—	—	IOCC3	Y	—

TABLE 7: 48-PIN ALLOCATION TABLE (PIC16(L)F15385, PIC16(L)F15386) (CONTINUED)

I/O(2)	48-Pin UQFN/TQFP	ADC	Reference	Comparator	NCO	DAC	Timers	CCP	PWM	CWG	MSSP	ZCD	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RC4	46	ANC4	—	—	—	—	—	—	—	—	SSP1CLK(1) SSP1DAT(1)	—	—	—	—	IOCC4	Y	—
RC5	47	ANC5	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCC5	Y	—
RC6	48	ANC6	—	—	—	—	—	—	—	—	—	—	TX1 CK1(1)	—	—	IOCC6	Y	—
RC7	1	ANC7	—	—	—	—	—	—	—	—	—	—	RX1 DT1(1)	—	—	IOCC7	Y	—
RD0	42	AND0	—	—	—	—	—	—	—	—	SSP2CLK(1) SSP2DAT(1)	—	—	—	—	—	Y	—
RD1	43	AND1	—	—	—	—	—	—	—	—	SSP2CLK(1) SSP2DAT(1)	—	—	—	—	—	Y	—
RD2	44	AND2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	—
RD3	45	AND3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	—
RD4	2	AND4	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	—
RD5	3	AND5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	—
RD6	4	AND6	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	—
RD7	5	AND7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	—
RE0	27	ANE0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	—
RE1	28	ANE1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	—
RE2	29	ANE2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	—
RE3	20	ANE3	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCE3	Y	$\overline{MCLR}$ V_{PP}
RF0	36	ANF0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	—
RF1	37	ANF1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	—
RF2	38	ANF2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	—
RF3	39	ANF3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	—
RF4	12	ANF4	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	—
RF5	13	ANF5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	—
RF6	14	ANF6	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	—
RF7	15	ANF7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	—
VDD	30	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Y	VDD
VDD	7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VDD

TABLE 7: 48-PIN ALLOCATION TABLE (PIC16(L)F15385, PIC16(L)F15386) (CONTINUED)

I/O(2)	48-Pin UQFN/TQFP	ADC	Reference	Comparator	NCO	DAC	Timers	CCP	PWM	CWG	MSSP	ZCD	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
VSS	6	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VSS
VSS	31	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VSS
VSEL0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
OUT(2)	—	—	—	C1OUT	NCO1OUT	—	TMR0	CCP1	PWM3	CWG1A CWG2A	SDO1 SDO2	—	DT(3)	CLC1OUT	CLKR	—	—	—
	—	—	—	C2OUT	—	—	—	CCP2	PWM4	CWG1B CWG2B	SCK1 SCK2	—	CK1 CK2	CLC2OUT	—	—	—	—
	—	—	—	—	—	—	—	—	PWM5	CWG1C CWG2C	SCK1(3),(4) SCL2(3),(4)	—	TX1 TX2	CLC3OUT	—	—	—	—
	—	—	—	—	—	—	—	—	PWM6	CWG1D CWG2D	SDA1(3),(4) SDA2(3),(4)	—	—	CLC4OUT	—	—	—	—

Note 1: This is a PPS re-mappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.

2: All digital output signals shown in this row are PPS re-mappable. These signals may be mapped to output onto one of several PORTx pin options.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I^2C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I^2C specific or SMBUS input buffer thresholds.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
═ ISO/TS 16949 ═

Trademarks

ISBN: 978-1-5224-0407-1