



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"


Details

Product Status	Obsolete
Core Processor	F ² MC-16FX
Core Size	16-Bit
Speed	56MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, SCI, UART/USART
Peripherals	DMA, LVD, LVR, POR, PWM, WDT
Number of I/O	80
Program Memory Size	416KB (416K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 24x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f347rwcpmc-gse2

MB96340 Series

■ PIN ASSIGNMENTS

Pin assignment of MB96(F)34x (FPT-100P-M22)



Remark:



MB96(F)34x products are pin-compatible to F²MC-16LX family MB90340 series.

MB96340 Series

Pin Function description (2 of 2)


Pin name	Feature	Description
Pxx_n	GPIO	General purpose IO
PPGn	PPG	Programmable Pulse Generator n output
RDX	External bus	External bus interface read strobe output
RDY	External bus	External bus interface external wait state request input
RSTX	Core	Reset input
RXn	CAN	CAN interface n RX input
SCKn	USART	USART n serial clock input/output
SCKn_R	USART	Relocated USART n serial clock input/output
SCLn	I2C	I2C interface n clock I/O input/output
SDAn	I2C	I2C interface n serial data I/O input/output
SINn	USART	USART n serial data input
SINn_R	USART	Relocated USART n serial data input
SOTn	USART	USART n serial data output
SOTn_R	USART	Relocated USART n serial data output
TINn	Reload Timer	Reload Timer n event input
TOTn	Reload Timer	Reload Timer n output
TTGn	PPG	Programmable Pulse Generator n trigger input
TXn	CAN	CAN interface n TX output
UBX	External bus	External Bus Interface Upper Byte select strobe output
V _{cc}	Supply	Power supply
V _{ss}	Supply	Power supply
WOT	RTC	Real Timer clock output
WRHX	External bus	External bus High byte write strobe output
WRLX/WRX	External bus	External bus Low byte / Word write strobe output
X0	Clock	Oscillator input
X0A	Clock	Subclock Oscillator input (only for devices with suffix "W")
X1	Clock	Oscillator output
X1A	Clock	Subclock Oscillator output (only for devices with suffix "W")

MB96340 Series

Type	Circuit	Remarks
I	 <p>Pull-up control Pout Nout Hysteresis input Hysteresis input Automotive input TTL input Analog input Standby control for input shutdown Standby control for input shutdown Standby control for input shutdown Standby control for input shutdown</p>	<ul style="list-style-type: none"> CMOS level output (programmable $I_{OL} = 5\text{mA}$, $I_{OH} = -5\text{mA}$ and $I_{OL} = 2\text{mA}$, $I_{OH} = -2\text{mA}$) 2 different CMOS hysteresis inputs with input shutdown function * Automotive input with input shutdown function TTL input with input shutdown function * Programmable pull-up resistor: 50kΩ approx. Analog input <p>Note: MB96F345Dyy or MB96F345Fyy: Only Automotive input and CMOS hysteresis input (0.7/0.3) are supported</p>
N	 <p>pull-up control Pout Nout *1 Hysteresis input Hysteresis input Automotive input TTL input Standby control for input shutdown Standby control for input shutdown Standby control for input shutdown Standby control for input shutdown</p>	<ul style="list-style-type: none"> CMOS level output ($I_{OL} = 3\text{mA}$, $I_{OH} = -3\text{mA}$) 2 different CMOS hysteresis inputs with input shutdown function * Automotive input with input shutdown function TTL input with input shutdown function * Programmable pull-up resistor: 50kΩ approx. <p>*1: N-channel transistor has slew rate control according to I²C spec, irrespective of usage</p> <p>Note: MB96F345Dyy or MB96F345Fyy: Only Automotive input and CMOS hysteresis input (0.7/0.3) are supported</p>

MB96340 Series

■ USER ROM MEMORY MAP FOR FLASH DEVICES



MB96340 Series

■ I/O MAP

I/O map MB96(F)34x (1 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000000H	I/O Port P00 - Port Data Register	PDR00		R/W
000001H	I/O Port P01 - Port Data Register	PDR01		R/W
000002H	I/O Port P02 - Port Data Register	PDR02		R/W
000003H	I/O Port P03 - Port Data Register	PDR03		R/W
000004H	I/O Port P04 - Port Data Register	PDR04		R/W
000005H	I/O Port P05 - Port Data Register	PDR05		R/W
000006H	I/O Port P06 - Port Data Register	PDR06		R/W
000007H	I/O Port P07 - Port Data Register	PDR07		R/W
000008H	I/O Port P08 - Port Data Register	PDR08		R/W
000009H	I/O Port P09 - Port Data Register	PDR09		R/W
00000AH	I/O Port P10 - Port Data Register	PDR10		R/W
00000BH- 000017H	Reserved			-
000018H	ADC0 - Control Status register Low	ADCSL	ADCS	R/W
000019H	ADC0 - Control Status register High	ADCSH		R/W
00001AH	ADC0 - Data Register Low	ADCRL	ADCR	R
00001BH	ADC0 - Data Register High	ADCRH		R
00001CH	ADC0 - Setting Register		ADSR	R/W
00001DH	ADC0 - Setting Register			R/W
00001EH	ADC0 - Extended Configuration Register	ADECR		R/W
00001FH	Reserved			-
000020H	FRT0 - Data register of free-running timer		TCDT0	R/W
000021H	FRT0 - Data register of free-running timer			R/W
000022H	FRT0 - Control status register of free-running timer Low	TCCSL0	TCCS0	R/W
000023H	FRT0 - Control status register of free-running timer High	TCCSH0		R/W
000024H	FRT1 - Data register of free-running timer		TCDT1	R/W
000025H	FRT1 - Data register of free-running timer			R/W

MB96340 Series

I/O map MB96(F)34x (5 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000072 _H	RLT6 - Reload Register (dedic. RLT for PPG) - for reading		TMR6	R
000073 _H	RLT6 - Reload Register (dedic. RLT for PPG) - for writing			W
000073 _H	RLT6 - Reload Register (dedic. RLT for PPG) - for reading			R
000074 _H	PPG3-PPG0 - General Control register 1 Low	GCN1L0	GCN10	R/W
000075 _H	PPG3-PPG0 - General Control register 1 High	GCN1H0		R/W
000076 _H	PPG3-PPG0 - General Control register 2 Low	GCN2L0	GCN20	R/W
000077 _H	PPG3-PPG0 - General Control register 2 High	GCN2H0		R/W
000078 _H	PPG0 - Timer register		PTMR0	R
000079 _H	PPG0 - Timer register			R
00007A _H	PPG0 - Period setting register		PCSR0	W
00007B _H	PPG0 - Period setting register			W
00007C _H	PPG0 - Duty cycle register		PDUT0	W
00007D _H	PPG0 - Duty cycle register			W
00007E _H	PPG0 - Control status register Low	PCNL0	PCN0	R/W
00007F _H	PPG0 - Control status register High	PCNH0		R/W
000080 _H	PPG1 - Timer register		PTMR1	R
000081 _H	PPG1 - Timer register			R
000082 _H	PPG1 - Period setting register		PCSR1	W
000083 _H	PPG1 - Period setting register			W
000084 _H	PPG1 - Duty cycle register		PDUT1	W
000085 _H	PPG1 - Duty cycle register			W
000086 _H	PPG1 - Control status register Low	PCNL1	PCN1	R/W
000087 _H	PPG1 - Control status register High	PCNH1		R/W
000088 _H	PPG2 - Timer register		PTMR2	R
000089 _H	PPG2 - Timer register			R
00008A _H	PPG2 - Period setting register		PCSR2	W
00008B _H	PPG2 - Period setting register			W
00008C _H	PPG2 - Duty cycle register		PDUT2	W

MB96340 Series

I/O map MB96(F)34x (8 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0000C8 _H	USART0 - Extended Serial Interrupt Register	ESIR0		R/W
0000C9 _H	Reserved			-
0000CA _H	USART1 - Serial Mode Register	SMR1		R/W
0000CB _H	USART1 - Serial Control Register	SCR1		R/W
0000CC _H	USART1 - TX Register	TDR1		W
0000CC _H	USART1 - RX Register	RDR1		R
0000CD _H	USART1 - Serial Status	SSR1		R/W
0000CE _H	USART1 - Control/Com. Register	ECCR1		R/W
0000CF _H	USART1 - Ext. Status Register	ESCR1		R/W
0000D0 _H	USART1 - Baud Rate Generator Register Low	BGRL1	BGR1	R/W
0000D1 _H	USART1 - Baud Rate Generator Register High	BGRH1		R/W
0000D2 _H	USART1 - Extended Serial Interrupt Register	ESIR1		R/W
0000D3 _H	Reserved			-
0000D4 _H	USART2 - Serial Mode Register	SMR2		R/W
0000D5 _H	USART2 - Serial Control Register	SCR2		R/W
0000D6 _H	USART2 - TX Register	TDR2		W
0000D6 _H	USART2 - RX Register	RDR2		R
0000D7 _H	USART2 - Serial Status	SSR2		R/W
0000D8 _H	USART2 - Control/Com. Register	ECCR2		R/W
0000D9 _H	USART2 - Ext. Status Register	ESCR2		R/W
0000DA _H	USART2 - Baud Rate Generator Register Low	BGRL2	BGR2	R/W
0000DB _H	USART2 - Baud Rate Generator Register High	BGRH2		R/W
0000DC _H	USART2 - Extended Serial Interrupt Register	ESIR2		R/W
0000DD _H	Reserved			-
0000DE _H	USART3 - Serial Mode Register	SMR3		R/W
0000DF _H	USART3 - Serial Control Register	SCR3		R/W
0000E0 _H	USART3 - TX Register	TDR3		W
0000E0 _H	USART3 - RX Register	RDR3		R
0000E1 _H	USART3 - Serial Status	SSR3		R/W
0000E2 _H	USART3 - Control/Com. Register	ECCR3		R/W

MB96340 Series

I/O map MB96(F)34x (10 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000117 _H	DMA2 - Data counter high byte	DCTH2		R/W
000118 _H	DMA3 - Buffer address pointer low byte	BAPL3		R/W
000119 _H	DMA3 - Buffer address pointer middle byte	BAPM3		R/W
00011A _H	DMA3 - Buffer address pointer high byte	BAPH3		R/W
00011B _H	DMA3 - DMA control register	DMACS3		R/W
00011C _H	DMA3 - I/O register address pointer low byte	IOAL3	IOA3	R/W
00011D _H	DMA3 - I/O register address pointer high byte	IOAH3		R/W
00011E _H	DMA3 - Data counter low byte	DCTL3	DCT3	R/W
00011F _H	DMA3 - Data counter high byte	DCTH3		R/W
000120 _H	DMA4 - Buffer address pointer low byte	BAPL4		R/W
000121 _H	DMA4 - Buffer address pointer middle byte	BAPM4		R/W
000122 _H	DMA4 - Buffer address pointer high byte	BAPH4		R/W
000123 _H	DMA4 - DMA control register	DMACS4		R/W
000124 _H	DMA4 - I/O register address pointer low byte	IOAL4	IOA4	R/W
000125 _H	DMA4 - I/O register address pointer high byte	IOAH4		R/W
000126 _H	DMA4 - Data counter low byte	DCTL4	DCT4	R/W
000127 _H	DMA4 - Data counter high byte	DCTH4		R/W
000128 _H	DMA5 - Buffer address pointer low byte	BAPL5		R/W
000129 _H	DMA5 - Buffer address pointer middle byte	BAPM5		R/W
00012A _H	DMA5 - Buffer address pointer high byte	BAPH5		R/W
00012B _H	DMA5 - DMA control register	DMACS5		R/W
00012C _H	DMA5 - I/O register address pointer low byte	IOAL5	IOA5	R/W
00012D _H	DMA5 - I/O register address pointer high byte	IOAH5		R/W
00012E _H	DMA5 - Data counter low byte	DCTL5	DCT5	R/W
00012F _H	DMA5 - Data counter high byte	DCTH5		R/W
000130 _H - 00017F _H	Reserved			-
000180 _H - 00037F _H	CPU - General Purpose registers (RAM access)	GPR_RAM		R/W
000380 _H	DMA0 - Interrupt select	DISEL0		R/W
000381 _H	DMA1 - Interrupt select	DISEL1		R/W

MB96340 Series

I/O map MB96(F)34x (11 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000382 _H	DMA2 - Interrupt select	DISEL2		R/W
000383 _H	DMA3 - Interrupt select	DISEL3		R/W
000384 _H	DMA4 - Interrupt select	DISEL4		R/W
000385 _H	DMA5 - Interrupt select	DISEL5		R/W
000386 _H - 00038F _H	Reserved			-
000390 _H	DMA - Status register low byte	DSRL	DSR	R/W
000391 _H	DMA - Status register high byte	DSRH		R/W
000392 _H	DMA - Stop status register low byte	DSSRL	DSSR	R/W
000393 _H	DMA - Stop status register high byte	DSSRH		R/W
000394 _H	DMA - Enable register low byte	DERL	DER	R/W
000395 _H	DMA - Enable register high byte	DERH		R/W
000396 _H - 00039F _H	Reserved			-
0003A0 _H	Interrupt level register	ILR	ICR	R/W
0003A1 _H	Interrupt index register	IDX		R/W
0003A2 _H	Interrupt vector table base register Low	TBRL	TBR	R/W
0003A3 _H	Interrupt vector table base register High	TBRH		R/W
0003A4 _H	Delayed Interrupt register	DIRR		R/W
0003A5 _H	Non Maskable Interrupt register	NMI		R/W
0003A6 _H - 0003AB _H	Reserved			-
0003AC _H	EDSU communication interrupt selection Low	EDSU2L	EDSU2	R/W
0003AD _H	EDSU communication interrupt selection High	EDSU2H		R/W
0003AE _H	ROM mirror control register	ROMM		R/W
0003AF _H	EDSU configuration register	EDSU		R/W
0003B0 _H	Memory patch control/status register ch 0/1		PFCS0	R/W
0003B1 _H	Memory patch control/status register ch 0/1			R/W
0003B2 _H	Memory patch control/status register ch 2/3		PFCS1	R/W
0003B3 _H	Memory patch control/status register ch 2/3			R/W
0003B4 _H	Memory patch control/status register ch 4/5		PFCS2	R/W

MB96340 Series

I/O map MB96(F)34x (17 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000483 _H	I/O Port P03 - Port Output Drive Register	PODR03		R/W
000484 _H	I/O Port P04 - Port Output Drive Register	PODR04		R/W
000485 _H	I/O Port P05 - Port Output Drive Register	PODR05		R/W
000486 _H	I/O Port P06 - Port Output Drive Register	PODR06		R/W
000487 _H	I/O Port P07 - Port Output Drive Register	PODR07		R/W
000488 _H	I/O Port P08 - Port Output Drive Register	PODR08		R/W
000489 _H	I/O Port P09 - Port Output Drive Register	PODR09		R/W
00048A _H	I/O Port P10 - Port Output Drive Register	PODR10		R/W
00048B _H - 0004A7 _H	Reserved			-
0004A8 _H	I/O Port P00 - Pull-Up resistor Control Register	PUCR00		R/W
0004A9 _H	I/O Port P01 - Pull-Up resistor Control Register	PUCR01		R/W
0004AA _H	I/O Port P02 - Pull-Up resistor Control Register	PUCR02		R/W
0004AB _H	I/O Port P03 - Pull-Up resistor Control Register	PUCR03		R/W
0004AC _H	I/O Port P04 - Pull-Up resistor Control Register	PUCR04		R/W
0004AD _H	I/O Port P05 - Pull-Up resistor Control Register	PUCR05		R/W
0004AE _H	I/O Port P06 - Pull-Up resistor Control Register	PUCR06		R/W
0004AF _H	I/O Port P07 - Pull-Up resistor Control Register	PUCR07		R/W
0004B0 _H	I/O Port P08 - Pull-Up resistor Control Register	PUCR08		R/W
0004B1 _H	I/O Port P09 - Pull-Up resistor Control Register	PUCR09		R/W
0004B2 _H	I/O Port P10 - Pull-Up resistor Control Register	PUCR10		R/W
0004B3 _H - 0004BB _H	Reserved			-
0004BC _H	I/O Port P00 - External Pin State Register	EPSR00		R
0004BD _H	I/O Port P01 - External Pin State Register	EPSR01		R
0004BE _H	I/O Port P02 - External Pin State Register	EPSR02		R
0004BF _H	I/O Port P03 - External Pin State Register	EPSR03		R
0004C0 _H	I/O Port P04 - External Pin State Register	EPSR04		R
0004C1 _H	I/O Port P05 - External Pin State Register	EPSR05		R
0004C2 _H	I/O Port P06 - External Pin State Register	EPSR06		R
0004C3 _H	I/O Port P07 - External Pin State Register	EPSR07		R

MB96340 Series

I/O map MB96(F)34x (22 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00058B _H	PPG10 - Period setting register			W
00058C _H	PPG10 - Duty cycle register		PDUT10	W
00058D _H	PPG10 - Duty cycle register			W
00058E _H	PPG10 - Control status register Low	PCNL10	PCN10	R/W
00058F _H	PPG10 - Control status register High	PCNH10		R/W
000590 _H	PPG11 - Timer register		PTMR11	R
000591 _H	PPG11 - Timer register			R
000592 _H	PPG11 - Period setting register		PCSR11	W
000593 _H	PPG11 - Period setting register			W
000594 _H	PPG11 - Duty cycle register		PDUT11	W
000595 _H	PPG11 - Duty cycle register			W
000596 _H	PPG11 - Control status register Low	PCNL11	PCN11	R/W
000597 _H	PPG11 - Control status register High	PCNH11		R/W
000598 _H	PPG15-PPG12 - General Control register 1 Low	GCN1L3	GCN13	R/W
000599 _H	PPG15-PPG12 - General Control register 1 High	GCN1H3		R/W
00059A _H	PPG15-PPG12 - General Control register 2 Low	GCN2L3	GCN23	R/W
00059B _H	PPG15-PPG12 - General Control register 2 High	GCN2H3		R/W
00059C _H	PPG12 - Timer register		PTMR12	R
00059D _H	PPG12 - Timer register			R
00059E _H	PPG12 - Period setting register		PCSR12	W
00059F _H	PPG12 - Period setting register			W
0005A0 _H	PPG12 - Duty cycle register		PDUT12	W
0005A1 _H	PPG12 - Duty cycle register			W
0005A2 _H	PPG12 - Control status register Low	PCNL12	PCN12	R/W
0005A3 _H	PPG12 - Control status register High	PCNH12		R/W
0005A4 _H	PPG13 - Timer register		PTMR13	R
0005A5 _H	PPG13 - Timer register			R
0005A6 _H	PPG13 - Period setting register		PCSR13	W
0005A7 _H	PPG13 - Period setting register			W
0005A8 _H	PPG13 - Duty cycle register		PDUT13	W

MB96340 Series

3. DC characteristics

($T_A = -40^\circ\text{C}$ to 125°C , $V_{CC} = AV_{CC} = 3.0\text{V}$ to 5.5V , $V_{SS} = AV_{SS} = 0\text{V}$)

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input H voltage	V _{IH}	Port inputs P _{nn_m}	CMOS Hysteresis 0.8/0.2 input selected	0.8 V _{CC}	-	V _{CC} + 0.3	V	Not available in MB96F345
			CMOS Hysteresis 0.7/0.3 input selected	0.7 V _{CC}	-	V _{CC} + 0.3	V	V _{CC} ≥ 4.5V
			0.74 V _{CC}	-	V _{CC} + 0.3	V	V _{CC} < 4.5V	
			AUTOMOTIVE Hysteresis input selected	0.8 V _{CC}	-	V _{CC} + 0.3	V	
		TTL input selected	2.0	-	V _{CC} + 0.3	V	Not available in MB96F345	
	V _{IHX0F}	X0	External clock in “Fast Clock Input mode”	0.8 V _{CC}	-	V _{CC} + 0.3	V	Not available in MB96F34xY/R/AxA
	V _{IHX0S}	X0,X1, X0A,X1A	External clock in “oscillation mode”	2.5	-	V _{CC} + 0.3	V	
	V _{IHR}	RSTX	-	0.8 V _{CC}	-	V _{CC} + 0.3	V	CMOS Hysteresis input
Input L voltage	V _{IL}	Port inputs P _{nn_m}	CMOS Hysteresis 0.8/0.2 input selected	V _{SS} - 0.3	-	0.2 V _{CC}	V	Not available in MB96F345
			CMOS Hysteresis 0.7/0.3 input selected	V _{SS} - 0.3	-	0.3 V _{CC}	V	
			AUTOMOTIVE Hysteresis input selected	V _{SS} - 0.3	-	0.5 V _{CC}	V	V _{CC} ≥ 4.5V
			V _{SS} - 0.3	-	0.46 V _{CC}		V _{CC} < 4.5V	
		TTL input selected	V _{SS} - 0.3	-	0.8	V	Not available in MB96F345	
	V _{ILX0F}	X0	External clock in “Fast Clock Input mode”	V _{SS} - 0.3	-	0.2 V _{CC}	V	Not available in MB96F34xY/R/AxA
	V _{ILX0S}	X0,X1, X0A,X1A	External clock in “oscillation mode”	V _{SS} - 0.3	-	0.4	V	
	V _{ILR}	RSTX	-	V _{SS} - 0.3	-	0.2 V _{CC}	V	CMOS Hysteresis input
	V _{ILM}	MD2-MD0	-	V _{SS} - 0.3	-	V _{SS} + 0.3	V	

MB96340 Series

($T_A = -40^\circ\text{C}$ to 125°C , $V_{CC} = AV_{CC} = 3.0\text{V}$ to 5.5V , $V_{SS} = AV_{SS} = 0\text{V}$)

Parameter	Symbol	Condition (at T_A)	Value			Remarks	
			Typ	Max	Unit		
Power supply current in Timer modes*	I_{CCTPLL}	PLL Timer mode with CLKMC = 4MHz, CLKPLL = 48MHz (CLKRC and CLKSC stopped)	+25°C	1.4	1.9	mA	MB96345/346
			+125°C	1.9	3.9		
			+25°C	1.3	1.8	mA	MB96F345
			+125°C	1.9	4		
			+25°C	1.5	2	mA	MB96F346/F347/F348
			+125°C	2.1	5		
Power supply current in Timer modes*	$I_{CCTMAIN}$	Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped. Voltage regulator in high power mode)	+25°C	0.35	0.5	mA	MB96345/346
			+125°C	0.7	2.3		
			+25°C	0.11	0.2	mA	MB96F345
			+125°C	0.63	2.2		
			+25°C	0.35	0.5	mA	MB96F346/F347/F348
			+125°C	0.85	3.3		
		Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 1 (CLKPLL, CLKRC and CLKSC stopped. Voltage regulator in low power mode)	+25°C	0.08	0.15	mA	MB96345/346
			+125°C	0.47	1.9		
			+25°C	0.08	0.15	mA	MB96F345
			+125°C	0.6	2.1		
			+25°C	0.08	0.15	mA	MB96F346/F347/F348
			+125°C	0.6	2.9		

MB96340 Series

($T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 3.0$ to 4.5V , $V_{SS} = 0.0\text{ V}$, $IO_{drive} = 5\text{mA}$, $C_L = 50\text{pF}$)

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
ECLK	t _{CYC}	ECLK	—	30	—	ns	
	t _{CHCL}			t _{CYC} /2-8	t _{CYC} /2+8		
	t _{CLCH}			t _{CYC} /2-8	t _{CYC} /2+8		
ECLK → UBX/ LBX / CSn time	t _{HCBH}	CSn, UBX, LBX, ECLK	—	-25	25	ns	
	t _{HCBL}			-25	25		
	t _{LCBH}			-25	25		
	t _{LCBL}			-25	25		
ECLK → ALE time	t _{CHLH}	ALE, ECLK	—	-15	15	ns	
	t _{CHLL}			-15	15		
	t _{CLLH}			-15	15		
	t _{CLLL}			-15	15		
ECLK → address valid time	t _{CHAV}	A[23:16], ECLK	—	-20	20	ns	
	t _{CLAV}			-20	20		
	t _{CLADV}	AD[15:0], ECLK	—	-20	20	ns	
	t _{CHADV}			-20	20		
ECLK → RDX /WRX time	t _{CHRWH}	RDX, WRX, WRLX, WRHX, ECLK	—	-15	15	ns	
	t _{CHRWL}			-15	15		
	t _{CLRWH}			-15	15		
	t _{CLRWL}			-15	15		

Definition of A/D Converter Terms

Resolution: Analog variation that is recognized by an A/D converter.


Total error: Difference between the actual value and the ideal value. The total error includes zero transition error, full-scale transition error and nonlinearity error.

Nonlinearity error: Deviation between a line across zero-transition line ("00 0000 0000" <--> "00 0000 0001") and full-scale transition line ("11 1111 1110" <--> "11 1111 1111") and actual conversion characteristics.

Differential nonlinearity error: Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

Zero reading voltage: Input voltage which results in the minimum conversion value.

Full scale reading voltage: Input voltage which results in the maximum conversion value.



$$\text{Total error of digital output "N"} = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1 \text{ LSB} = (\text{Ideal value}) \frac{\text{AVRH} - \text{AVRL}}{1024} \text{ [V]}$$


N: A/D converter digital output value

$$V_{OT} (\text{Ideal value}) = \text{AVRL} + 0.5 \text{ LSB} \text{ [V]}$$

$$V_{FST} (\text{Ideal value}) = \text{AVRH} - 1.5 \text{ LSB} \text{ [V]}$$


V_{NT} : A voltage at which digital output transitions from (N - 1) to N.

MB96340 Series




MB96340 Series

MB96F346/F347/F348Y/R/A PLL Run and Sleep mode currents




MB96F346/F347/F348Y/R/A operation modes with medium currents




MB96340 Series

■ PACKAGE DIMENSION MB96(F)34x LQFP 100P



100-pin plastic LQFP
(FPT-100P-M20)

Lead pitch	0.50 mm
Package width × package length	14.0 mm × 14.0 mm
Lead shape	Gullwing
Sealing method	Plastic mold
Mounting height	1.70 mm Max
Weight	0.65 g
Code (Reference)	P-LFQFP100-14×14-0.50



Please check the latest package dimension at the following URL.
<http://edevice.fujitsu.com/package/en-search/>

MB96340 Series

MB96F346ASA, MB96F346AWA,
MB96F347ASA, MB96F347AWA,
MB96F348ASA, MB96F348AWA,
MB96F348CSB, MB96F348CWB

Revision	Date	Modification
10	2010-06-23	<ul style="list-style-type: none"> • I/O map: IOABK0-5 added at address 000A00H-000A05H • Ordering Information: Suffix "A" added to all MB96F345 device versions • AD converter I_{AIN} spec improved: 1uA valid up to 105deg, 1.2uA above 105deg • Corrected MB96F345 part names in ordering information • Low voltage detector: Detection levels of MB96F345 updated • Example characteristics updated, new figures added showing dependency of PLL Run mode current on frequency • Updated Power Supply current spec in Run/Sleep/Timer/Stop modes (new spec items in PLL Run/Sleep mode, small adjustment of most other values) • Note added that PLL phase jitter spec does not include jitter coming from Main clock • Alarm comparator: Maximum power-up stabilization time increased to 10ms • Removed PHDR register from IO map • Note added in DC characteristics how to select driving strength of ports • I2C AC spec updated: tof, Cb and tSP spec added, wrong footnotes and Condition removed • I/O Circuit type: Note added for type "N" (slew rate control according to I2C spec) • Package dimension: Added the following sentence under the figure: "Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/" • AD converter: Impact of input pin capacitance and external capacitance added to formula for calculation of the sampling time • Added specification of RC clock stabilization time • Feature description I2C: '8-bit addressing' corrected to '7-bit addressing' • Feature description PPG: 'Reload timer overflow as clock input' corrected to 'Reload timer underflow as clock input' • Company name updated on the cover page: Fujitsu Microelectronics Limited -> Fujitsu Semiconductor Limited • ICCLVD specification updated, at 125deg typical value is 7uA and maximum value is 20uA • Ordering information: added devices under development MB96F346A*C, MB96F347A*C, MB96F348A*C, MB96F346Y*C, MB96F347Y*C, MB96F348Y*C, MB96F346R*C, MB96F347R*C, MB96F348R*C