

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| Details                    |  |
|----------------------------|--|
| Product Status             | Active   |
| Core Processor             | PIC  |
| Core Size                  | 16-Bit   |
| Speed                      | 32MHz  |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                                |
| Peripherals                | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT                                |
| Number of I/O              | 53   |
| Program Memory Size        | 128KB (43K x 24)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 8K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V  |
| Data Converters            | A/D 16x10b/12b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 64-VFQFN Exposed Pad   |
| Supplier Device Package    | 64-VQFN (9x9)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128ga306-i-mr |
|                            |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 4-8: OUTPUT COMPARE REGISTER MAP (CONTINUED)

| File Name | Addr | Bit 15                 | Bit 14                    | Bit 13   | Bit 12  | Bit 11  | Bit 10  | Bit 9  | Bit 8       | Bit 7        | Bit 6        | Bit 5  | Bit 4    | Bit 3    | Bit 2    | Bit 1    | Bit 0    | All<br>Resets |
|-----------|------|------------------------|---------------------------|----------|---------|---------|---------|--------|-------------|--------------|--------------|--------|----------|----------|----------|----------|----------|---------------|
| OC7CON1   | 01CC | _                      | _                         | OCSIDL   | OCTSEL2 | OCTSEL1 | OCTSEL0 | ENFLT2 | ENFLT1      | ENFLT0       | OCFLT2       | OCFLT1 | OCFLT0   | TRIGMODE | OCM2     | OCM1     | OCM0     | 0000          |
| OC7CON2   | 01CE | FLTMD                  | FLTOUT                    | FLTTRIEN | OCINV   | _       | DCB1    | DCB0   | OC32        | OCTRIG       | TRIGSTAT     | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSEL0 | 000C          |
| OC7RS     | 01D0 |                        |                           |          |         |         |         | 0      | utput Compa | are 7 Second | ary Register |        |          |          |          |          |          | 0000          |
| OC7R      | 01D2 |                        | Output Compare 7 Register |          |         |         |         |        |             |              | 0000         |        |          |          |          |          |          |               |
| OC7TMR    | 01D4 | Timer Value 7 Register |                           |          |         |         |         |        |             | xxxx         |              |        |          |          |          |          |          |               |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-9: I<sup>2</sup>C<sup>™</sup> REGISTER MAP

| File Name | Addr | Bit 15  | Bit 14 | Bit 13  | Bit 12 | Bit 11 | Bit 10 | Bit 9                 | Bit 8                        | Bit 7 | Bit 6 | Bit 5     | Bit 4       | Bit 3        | Bit 2 | Bit 1 | Bit 0 | All<br>Resets |
|-----------|------|---------|--------|---------|--------|--------|--------|-----------------------|------------------------------|-------|-------|-----------|-------------|--------------|-------|-------|-------|---------------|
| I2C1RCV   | 0200 | —       | —      | _       | _      | _      | —      | —                     | _                            |       |       |           | 2C1 Receiv  | ve Register  |       |       |       | 0000          |
| I2C1TRN   | 0202 | —       | _      | —       | —      | —      | -      | —                     | – – I2C1 Transmit Register   |       |       |           |             |              | 00FF  |       |       |               |
| I2C1BRG   | 0204 | —       | _      | —       | —      | _      | _      | —                     | Baud Rate Generator Register |       |       |           |             | 0000         |       |       |       |               |
| I2C1CON   | 0206 | I2CEN   | _      | I2CSIDL | SCLREL | IPMIEN | A10M   | DISSLW                | SMEN                         | GCEN  | STREN | ACKDT     | ACKEN       | RCEN         | PEN   | RSEN  | SEN   | 1000          |
| I2C1STAT  | 0208 | ACKSTAT | TRSTAT | _       | _      | _      | BCL    | GCSTAT                | ADD10                        | IWCOL | I2COV | D/A       | Р           | S            | R/W   | RBF   | TBF   | 0000          |
| I2C1ADD   | 020A | —       | _      | —       | —      | —      | -      | I2C1 Address Register |                              |       |       |           | 0000        |              |       |       |       |               |
| I2C1MSK   | 020C | —       | _      | _       | _      | _      | _      |                       |                              |       | I2C   | 1 Address | Mask Regis  | ster         |       |       |       | 0000          |
| I2C2RCV   | 0210 | —       | _      | —       | —      | _      | _      | _                     | —                            |       |       |           | 2C2 Receiv  | ve Register  |       |       |       | 0000          |
| I2C2TRN   | 0212 | —       | _      | —       | —      | _      | _      | —                     | _                            |       |       | I         | 2C2 Transr  | nit Register |       |       |       | OOFF          |
| I2C2BRG   | 0214 | —       | _      | —       | —      | _      | _      | —                     |                              |       |       | Baud Rate | e Generato  | r Register   |       |       |       | 0000          |
| I2C2CON   | 0216 | I2CEN   | _      | I2CSIDL | SCLREL | IPMIEN | A10M   | DISSLW                | SMEN                         | GCEN  | STREN | ACKDT     | ACKEN       | RCEN         | PEN   | RSEN  | SEN   | 1000          |
| I2C2STAT  | 0218 | ACKSTAT | TRSTAT | _       | _      | _      | BCL    | GCSTAT                | ADD10                        | IWCOL | I2COV | D/A       | Р           | S            | R/W   | RBF   | TBF   | 0000          |
| I2C2ADD   | 021A | —       | _      | —       | —      | —      | -      |                       |                              |       |       | 2C2 Addre | ss Register |              |       |       |       | 0000          |
| I2C2MSK   | 021C | —       |        | _       | _      | _      |        |                       |                              |       | I2C   | 2 Address | Mask Regis  | ster         |       |       |       | 0000          |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

| U-0           | R/W-0         | R/W-0                               | R/W-0                 | R/W-0             | R/W-0            | R/W-0           | R/W-0  |
|---------------|---------------|-------------------------------------|-----------------------|-------------------|------------------|-----------------|--------|
| —             | DMA1IE        | AD1IE                               | U1TXIE                | U1RXIE            | SPI1IE           | SPF1IE          | T3IE   |
| oit 15        |               |                                     |                       | ·                 |                  |                 | bit 8  |
| R/W-0         | R/W-0         | R/W-0                               | R/W-0                 | R/W-0             | R/W-0            | R/W-0           | R/W-0  |
| T2IE          | OC2IE         | IC2IE                               | DMA0IE                | T1IE              | OC1IE            | IC1IE           | INT0IE |
| bit 7         |               | •                                   | ·                     |                   |                  |                 | bit (  |
| Legend:       |               |                                     |                       |                   |                  |                 |        |
| R = Readabl   | le bit        | W = Writable                        | bit                   | U = Unimplem      | nented bit, read | d as '0'        |        |
| -n = Value at | POR           | '1' = Bit is set                    |                       | '0' = Bit is clea | ared             | x = Bit is unkn | own    |
| bit 15        | Unimplemen    | ted: Read as '                      | 0'                    |                   |                  |                 |        |
| bit 14        | •             |                                     | 。<br>Iterrupt Flag Er | nable bit         |                  |                 |        |
|               |               | request is enal                     |                       |                   |                  |                 |        |
|               | 0 = Interrupt | request is not                      | enabled               |                   |                  |                 |        |
| bit 13        |               |                                     | omplete Interru       | upt Enable bit    |                  |                 |        |
|               |               | request is enal<br>request is not o |                       |                   |                  |                 |        |
| pit 12        | U1TXIE: UAR   | RT1 Transmitte                      | r Interrupt Enal      | ole bit           |                  |                 |        |
|               |               | request is enal                     |                       |                   |                  |                 |        |
|               | -             | request is not                      |                       |                   |                  |                 |        |
| pit 11        |               | request is enal                     | nterrupt Enable       | bit               |                  |                 |        |
|               |               | request is enal                     |                       |                   |                  |                 |        |
| oit 10        | -             | •                                   | olete Interrupt I     | Enable bit        |                  |                 |        |
|               |               | request is enal<br>request is not   |                       |                   |                  |                 |        |
| bit 9         | •             | Fault Interrup                      |                       |                   |                  |                 |        |
|               | 1 = Interrupt | request is enal<br>request is not ( | bled                  |                   |                  |                 |        |
| bit 8         | •             | Interrupt Enab                      |                       |                   |                  |                 |        |
|               |               | request is enal<br>request is not   |                       |                   |                  |                 |        |
| bit 7         |               | Interrupt Enab                      |                       |                   |                  |                 |        |
|               |               | request is enal<br>request is not   |                       |                   |                  |                 |        |
| bit 6         |               | •                                   | annel 2 Interru       | pt Enable bit     |                  |                 |        |
|               |               | request is enal                     |                       | -                 |                  |                 |        |
|               | -             | request is not                      |                       |                   |                  |                 |        |
| bit 5         | -             | -                                   | el 2 Interrupt E      | nable bit         |                  |                 |        |
|               |               | request is enal<br>request is not o |                       |                   |                  |                 |        |
| bit 4         | DMAOIE: DM    | A Channel 0 Ir                      | iterrupt Flag Er      | nable bit         |                  |                 |        |
|               |               | request is enal<br>request is not   |                       |                   |                  |                 |        |
| bit 3         |               | Interrupt Enab<br>request is enal   |                       |                   |                  |                 |        |
|               |               |                                     |                       |                   |                  |                 |        |

#### REGISTER 8-13: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

#### REGISTER 8-21: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

| U-0   | R/W-1  | R/W-0                                    | R/W-0         | U-0               | R/W-1            | R/W-0           | R/W-0   |  |  |  |
|---|--|--|---------------|-------------------|------------------|-----------------|---------|--|--|--|
| _   | T1IP2  | T1IP1                                    | T1IP0         | —                 | OC1IP2           | OC1IP1          | OC1IP0  |  |  |  |
| bit 15  |  |  |               |                   |                  |                 | bit 8   |  |  |  |
|   |  |  |               |                   |                  |                 |         |  |  |  |
| U-0   | R/W-1  | R/W-0                                    | R/W-0         | U-0               | R/W-1            | R/W-0           | R/W-0   |  |  |  |
| —   | IC1IP2   | IC1IP1                                   | IC1IP0        | —                 | INT0IP2          | INT0IP1         | INT0IP0 |  |  |  |
| bit 7   |  |  |               |                   |                  |                 | bit (   |  |  |  |
|   |  |  |               |                   |                  |                 |         |  |  |  |
| Legend:   |  |  |               |                   |                  |                 |         |  |  |  |
| R = Readabl   |  | W = Writable                             | DIT           | -                 | nented bit, read |                 |         |  |  |  |
| -n = Value at   | POR  | '1' = Bit is set                         |               | '0' = Bit is cle  | ared             | x = Bit is unkr | nown    |  |  |  |
| bit 15  | Unimplemer   | nted: Read as '                          | )'            |                   |                  |                 |         |  |  |  |
| bit 14-12   | -  |  |               |                   |                  |                 |         |  |  |  |
| 510 1 1 1 2   | <b>T1IP&lt;2:0&gt;:</b> Timer1 Interrupt Priority bits<br>111 = Interrupt is Priority 7 (highest priority interrupt) |  |               |                   |                  |                 |         |  |  |  |
|   | •  |  |               |                   |                  |                 |         |  |  |  |
|   | •  |  |               |                   |                  |                 |         |  |  |  |
|   | •<br>001 = Interrupt is Priority 1   |  |               |                   |                  |                 |         |  |  |  |
| 000 = Interrupt is Phoney 1<br>000 = Interrupt source is disabled |  |  |               |                   |                  |                 |         |  |  |  |
| bit 11  |  | nted: Read as '                          |               |                   |                  |                 |         |  |  |  |
| bit 10-8  | OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits   |  |               |                   |                  |                 |         |  |  |  |
|   | 111 = Interrupt is Priority 7 (highest priority interrupt)   |  |               |                   |                  |                 |         |  |  |  |
|   | •  | . , ,                                    | 0             | , ,               |                  |                 |         |  |  |  |
|   | •  |  |               |                   |                  |                 |         |  |  |  |
|   | •  | unt in Driarity 1                        |               |                   |                  |                 |         |  |  |  |
|   |  | upt is Priority 1<br>upt source is dis   | abled         |                   |                  |                 |         |  |  |  |
| bit 7   |  | nted: Read as '                          |               |                   |                  |                 |         |  |  |  |
| bit 6-4   | -  | Input Capture C                          |               | runt Priority hit | e                |                 |         |  |  |  |
|   |  | upt is Priority 7 (                      |               | • •               | 3                |                 |         |  |  |  |
|   | •  |  |               | y menupt)         |                  |                 |         |  |  |  |
|   | •  |  |               |                   |                  |                 |         |  |  |  |
|   | •  |  |               |                   |                  |                 |         |  |  |  |
|   |  | upt is Priority 1<br>upt source is dis   | ablad         |                   |                  |                 |         |  |  |  |
| bit 3   |  | nted: Read as '                          |               |                   |                  |                 |         |  |  |  |
|   | -  |  |               | site              |                  |                 |         |  |  |  |
| bit 2-0   |  | : External Interr<br>upt is Priority 7 ( |               |                   |                  |                 |         |  |  |  |
|   | •  |  | nighest phone | y interrupt)      |                  |                 |         |  |  |  |
|   | •  |  |               |                   |                  |                 |         |  |  |  |
|   | •  |  |               |                   |                  |                 |         |  |  |  |
|   |  |  |               |                   |                  |                 |         |  |  |  |
|   |  | upt is Priority 1<br>upt source is dis   |               |                   |                  |                 |         |  |  |  |

| U-0              | R/W-1   | R/W-0   | R/W-0  | U-0                | R/W-1            | R/W-0           | R/W-0            |  |  |  |
|------------------|---|---|--|--------------------|------------------|-----------------|------------------|--|--|--|
| —                | T2IP2   | T2IP1   | T2IP0  |                    | OC2IP2           | OC2IP1          | OC2IP0           |  |  |  |
| bit 15           |   |   |  |                    |                  | •               | bit 8            |  |  |  |
|                  |   | <b>D</b> 444 0  |  |                    |                  | <b>D</b> 444 0  | <b>D</b> 444 0   |  |  |  |
| U-0              | R/W-1   | R/W-0   | R/W-0  | U-0                | R/W-1            | R/W-0           | R/W-0            |  |  |  |
| <br>bit 7        | IC2IP2  | IC2IP1  | IC2IP0   | _                  | DMA0IP2          | DMA0IP1         | DMA0IP0<br>bit ( |  |  |  |
|                  |   |   |  |                    |                  |                 | bit t            |  |  |  |
| Legend:          |   |   |  |                    |                  |                 |                  |  |  |  |
| R = Readab       | ole bit   | W = Writable  | bit  | U = Unimple        | mented bit, read | d as '0'        |                  |  |  |  |
| -n = Value a     | at POR  | '1' = Bit is set  |  | '0' = Bit is cle   | eared            | x = Bit is unkr | iown             |  |  |  |
| bit 15           | Unimplemen  | nted: Read as '   | ר <b>י</b>   |                    |                  |                 |                  |  |  |  |
| bit 14-12        | -   |   |  |                    |                  |                 |                  |  |  |  |
|                  | <b>T2IP&lt;2:0&gt;:</b> Timer2 Interrupt Priority bits<br>111 = Interrupt is Priority 7 (highest priority interrupt)                    |   |  |                    |                  |                 |                  |  |  |  |
|                  | •   |   |  |                    |                  |                 |                  |  |  |  |
|                  | •   |   |  |                    |                  |                 |                  |  |  |  |
|                  |   | upt is Priority 1   |  |                    |                  |                 |                  |  |  |  |
|                  |   | upt source is dis   |  |                    |                  |                 |                  |  |  |  |
| bit 11           | •   | nted: Read as '   |  |                    |                  |                 |                  |  |  |  |
| bit 10-8         | <b>OC2IP&lt;2:0&gt;:</b> Output Compare Channel 2 Interrupt Priority bits<br>111 = Interrupt is Priority 7 (highest priority interrupt) |   |  |                    |                  |                 |                  |  |  |  |
|                  | 111 = Interru   | ipt is Priority 7   | highest priorit  | y interrupt)       |                  |                 |                  |  |  |  |
|                  | •   |   |  |                    |                  |                 |                  |  |  |  |
|                  | •   |   |  |                    |                  |                 |                  |  |  |  |
|                  |   | upt is Priority 1<br>upt source is dis                      | ahled  |                    |                  |                 |                  |  |  |  |
| bit 7            |   | nted: Read as '   |  |                    |                  |                 |                  |  |  |  |
| bit 6-4          | -   | Input Capture C   |  | rrupt Priority bit | ts               |                 |                  |  |  |  |
|                  |   | upt is Priority 7   |  |                    |                  |                 |                  |  |  |  |
|                  | •   |   |  |                    |                  |                 |                  |  |  |  |
|                  | •   |   |  |                    |                  |                 |                  |  |  |  |
|                  | •   |   |  |                    |                  |                 |                  |  |  |  |
|                  | •<br>001 = Interru  | upt is Priority 1   |  |                    |                  |                 |                  |  |  |  |
|                  |   | upt is Priority 1<br>upt source is dis                      | abled  |                    |                  |                 |                  |  |  |  |
| bit 3            | 000 = Interru   |   |  |                    |                  |                 |                  |  |  |  |
| bit 3<br>bit 2-0 | 000 = Interru<br>Unimplemen<br>DMA0IP<2:0   | ipt source is dis<br><b>ited:</b> Read as '<br>>: DMA Chann | o'<br>el 0 Interrupt l                                 | -                  |                  |                 |                  |  |  |  |
|                  | 000 = Interru<br>Unimplemen<br>DMA0IP<2:0   | upt source is dis<br>nted: Read as '                        | o'<br>el 0 Interrupt l                                 | -                  |                  |                 |                  |  |  |  |
|                  | 000 = Interru<br>Unimplemen<br>DMA0IP<2:0   | ipt source is dis<br><b>ited:</b> Read as '<br>>: DMA Chann | o'<br>el 0 Interrupt l                                 | -                  |                  |                 |                  |  |  |  |
|                  | 000 = Interru<br>Unimplemen<br>DMA0IP<2:0   | ipt source is dis<br><b>ited:</b> Read as '<br>>: DMA Chann | o'<br>el 0 Interrupt l                                 | -                  |                  |                 |                  |  |  |  |
|                  | 000 = Interru<br>Unimplemen<br>DMA0IP<2:0<br>111 = Interru  | ipt source is dis<br><b>ited:</b> Read as '<br>>: DMA Chann | <sub>0</sub> '<br>el 0 Interrupt I<br>(highest priorit | -                  |                  |                 |                  |  |  |  |

#### REGISTER 8-22: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

| _             | R/W-0  | R/W-1   | R/W-1           | R/W-0                | R/W-0           | R/W-0           | R/W-1  |
|---------------|--|---|-----------------|----------------------|-----------------|-----------------|--------|
| ROI           | DOZE2  | DOZE1   | DOZE0           | DOZEN <sup>(1)</sup> | RCDIV2          | RCDIV1          | RCDIV0 |
| bit 15        |  |   |                 |                      |                 |                 | bit    |
|               |  |   |                 |                      |                 |                 |        |
| U-0           | U-0  | U-0   | U-0             | U-0                  | U-0             | U-0             | U-0    |
|               | —  | _   | _               | —                    |                 | _               | —      |
| bit 7         |  |   |                 |                      |                 |                 | bit    |
| Legend:       |  |   |                 |                      |                 |                 |        |
| R = Readabl   | le bit   | W = Writable  | oit             | U = Unimplem         | ented bit, read | as '0'          |        |
| -n = Value at | n = Value at POR '1' = Bit is set                                      |   |                 |                      | ired            | x = Bit is unkr | nown   |
| bit 14-12     | DOZE<2:0>:<br>111 = 1:128<br>110 = 1:64<br>101 = 1:32<br>100 = 1:16    | CPU Periphera   | I Clock Ratio S | Select bits          |                 |                 |        |
|               | 011 = 1:8<br>010 = 1:4<br>001 = 1:2<br>000 = 1:1                       |   |                 |                      |                 |                 |        |
| bit 11        | 010 = 1:4<br>001 = 1:2<br>000 = 1:1<br><b>DOZEN:</b> DOZ<br>1 = DOZE<2 | ZE Enable bit <sup>(1)</sup><br>:0> bits specify<br>pheral clock ra |                 | oheral clock ratio   | )               |                 |        |

#### REGISTER 9-2: CLKDIV: CLOCK DIVIDER REGISTER

Note 1: This bit is automatically cleared when the ROI bit is set and an interrupt occurs.

#### REGISTER 9-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

| R/W-0         | U-0   | R/W-0  | R/W-0  | R/W-0             | R/W-0          | R/W-0             | R/W-0        |
|---------------|---|--|--|-------------------|----------------|-------------------|--------------|
| ROEN          | 0-0   | ROSSLP   | ROSEL  | RODIV3            | RODIV2         | RODIV1            | RODIV0       |
| bit 15        |   | RUSSLF   | RUJEL  | RODIV3            | RODIVZ         | RODIVI            | bit          |
|               |   |  |  |                   |                |                   |              |
| U-0           | U-0   | U-0  | U-0  | U-0               | U-0            | U-0               | U-0          |
| -             | —   | —  | _  | —                 | —              | —                 | —            |
| bit 7         |   |  |  |                   |                |                   | bit          |
| Legend:       |   |  |  |                   |                |                   |              |
| R = Readable  | e bit   | W = Writable bit   |  | U = Unimplem      | ented bit, rea | d as '0'          |              |
| -n = Value at | POR   | '1' = Bit is set   |  | '0' = Bit is clea | ared           | x = Bit is unkn   | iown         |
| bit 15        |   | ence Oscillator  | Output Enable  | a hit             |                |                   |              |
|               | 1 = Reference   | e oscillator is en<br>e oscillator is dis  | abled on the l   |                   |                |                   |              |
| bit 14        | Unimplemen  | ted: Read as '0  | ,  |                   |                |                   |              |
| bit 13        | ROSSLP: Re  | ference Oscillat   | or Output Sto  | p in Sleep bit    |                |                   |              |
|               | 1 = Reference   | e oscillator cont  | inues to run in  | Sleep             |                |                   |              |
|               | 0 = Reference   | e oscillator is dis  | sabled in Slee   | р                 |                |                   |              |
| bit 12        |   | erence Oscillato   |  |                   |                |                   |              |
|               |   | oscillator is used   |  |                   |                |                   | enabled usin |
|               |   | C<2:0> bits; the<br>clock is used as   |  |                   |                |                   | he device    |
| bit 11-8      | •   | Reference Osc  |  |                   |                | in switching of t |              |
|               |   | clock value divi   |  |                   |                |                   |              |
|               |   |  | ded by 32 768  |                   |                |                   |              |
|               | 1110 = Base   | clock value divi   | •  | 3                 |                |                   |              |
|               | 1101 = Base   | clock value divi<br>clock value divi   | ded by 16,384<br>ded by 8,192  | 3                 |                |                   |              |
|               | 1101 = Base<br>1100 = Base  | clock value divi<br>clock value divi<br>clock value divi   | ded by 16,384<br>ded by 8,192<br>ded by 4,096  | 3                 |                |                   |              |
|               | 1101 = Base<br>1100 = Base<br>1011 = Base   | clock value divi<br>clock value divi<br>clock value divi<br>clock value divi   | ded by 16,384<br>ded by 8,192<br>ded by 4,096<br>ded by 2,048  | 3                 |                |                   |              |
|               | 1101 = Base<br>1100 = Base<br>1011 = Base<br>1010 = Base  | clock value divi<br>clock value divi<br>clock value divi<br>clock value divi<br>clock value divi   | ded by 16,384<br>ded by 8,192<br>ded by 4,096<br>ded by 2,048<br>ded by 1,024  | 3                 |                |                   |              |
|               | 1101 = Base<br>1100 = Base<br>1011 = Base<br>1010 = Base<br>1001 = Base   | clock value divi<br>clock value divi<br>clock value divi<br>clock value divi   | ded by 16,384<br>ded by 8,192<br>ded by 4,096<br>ded by 2,048<br>ded by 1,024<br>ded by 512  | 3                 |                |                   |              |
|               | 1101 = Base<br>1100 = Base<br>1011 = Base<br>1010 = Base<br>1001 = Base<br>1000 = Base<br>0111 = Base   | clock value divi<br>clock value divi   | ded by 16,384<br>ded by 8,192<br>ded by 4,096<br>ded by 2,048<br>ded by 1,024<br>ded by 512<br>ded by 256<br>ded by 128  | 3                 |                |                   |              |
|               | 1101 = Base<br>1100 = Base<br>1011 = Base<br>1010 = Base<br>1001 = Base<br>0111 = Base<br>0110 = Base   | clock value divi<br>clock value divi   | ded by 16,384<br>ded by 8,192<br>ded by 4,096<br>ded by 2,048<br>ded by 1,024<br>ded by 512<br>ded by 256<br>ded by 128<br>ded by 64   | 3                 |                |                   |              |
|               | 1101 = Base<br>1100 = Base<br>1011 = Base<br>1010 = Base<br>1001 = Base<br>0111 = Base<br>0110 = Base<br>0101 = Base  | clock value divi<br>clock value divi   | ded by 16,384<br>ded by 8,192<br>ded by 4,096<br>ded by 2,048<br>ded by 1,024<br>ded by 512<br>ded by 512<br>ded by 256<br>ded by 128<br>ded by 64<br>ded by 32                                      | 3                 |                |                   |              |
|               | 1101 = Base<br>1100 = Base<br>1011 = Base<br>1001 = Base<br>1000 = Base<br>0111 = Base<br>0110 = Base<br>0101 = Base<br>0100 = Base                               | clock value divi<br>clock value divi   | ded by 16,384<br>ded by 8,192<br>ded by 4,096<br>ded by 2,048<br>ded by 1,024<br>ded by 512<br>ded by 512<br>ded by 256<br>ded by 128<br>ded by 64<br>ded by 32<br>ded by 16                         | 3                 |                |                   |              |
|               | 1101 = Base<br>1100 = Base<br>1011 = Base<br>1001 = Base<br>1000 = Base<br>0111 = Base<br>0110 = Base<br>0101 = Base<br>0100 = Base<br>0011 = Base                | clock value divi<br>clock value divi   | ded by 16,384<br>ded by 8,192<br>ded by 4,096<br>ded by 2,048<br>ded by 1,024<br>ded by 512<br>ded by 512<br>ded by 256<br>ded by 128<br>ded by 64<br>ded by 32<br>ded by 16<br>ded by 8             | 3                 |                |                   |              |
|               | 1101 = Base<br>1100 = Base<br>1011 = Base<br>1001 = Base<br>1000 = Base<br>0111 = Base<br>0110 = Base<br>0101 = Base<br>0100 = Base<br>0011 = Base<br>0011 = Base | clock value divi<br>clock value divi   | ded by 16,384<br>ded by 8,192<br>ded by 4,096<br>ded by 2,048<br>ded by 1,024<br>ded by 512<br>ded by 512<br>ded by 256<br>ded by 128<br>ded by 64<br>ded by 32<br>ded by 16<br>ded by 8<br>ded by 4 | 3                 |                |                   |              |
|               | 1101 = Base<br>1100 = Base<br>1011 = Base<br>1001 = Base<br>1000 = Base<br>0111 = Base<br>0110 = Base<br>0101 = Base<br>0100 = Base<br>0011 = Base<br>0011 = Base | clock value divi<br>clock value divi | ded by 16,384<br>ded by 8,192<br>ded by 4,096<br>ded by 2,048<br>ded by 1,024<br>ded by 512<br>ded by 512<br>ded by 256<br>ded by 128<br>ded by 64<br>ded by 32<br>ded by 16<br>ded by 8<br>ded by 4 | 3                 |                |                   |              |

### **10.0 POWER-SAVING FEATURES**

Note: This data sheet summarizes the features of this group of PIC24FJ devices. It is not intended to be a comprehensive reference source. For more information, refer to "Power-Saving Features with VBAT" (DS30622) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The PIC24FJ128GA310 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked reduces consumed power.

PIC24FJ128GA310 family devices manage power consumption with five strategies:

- Instruction-Based Power Reduction Modes
- Hardware-Based Power Reduction Features
- Clock Frequency Control
- · Software Controlled Doze Mode
- · Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

#### **10.1** Overview of Power-Saving Modes

In addition to full-power operation, otherwise known as Run mode, the PIC24FJ128GA310 family of devices offers three Instruction-Based, Power-Saving modes and one Hardware-Based mode:

- Idle
- Sleep (Sleep and Low-Voltage Sleep)
- Deep Sleep
- VBAT (with and without RTCC)

All four modes can be activated by powering down different functional areas of the microcontroller, allowing progressive reductions of operating and Idle power consumption. In addition, three of the modes can be tailored for more power reduction, at a trade-off of some operating features. Table 10-1 lists all of the operating modes, in order of increasing power savings. Table 10-2 summarizes how the microcontroller exits the different modes. Specific information is provided in the following sections.

|                   |                            |      |                  | Active Systems        | 6                   |                                |
|-------------------|----------------------------|------|------------------|-----------------------|---------------------|--------------------------------|
| Mode              | Entry                      | Core | Peripherals      | Data RAM<br>Retention | RTCC <sup>(1)</sup> | DSGPR0/<br>DSGPR1<br>Retention |
| Run (default)     | N/A                        | Y    | Y                | Y                     | Y                   | Y                              |
| Idle              | Instruction                | Ν    | Y                | Y                     | Y                   | Y                              |
| Sleep:            |                            |      |                  |                       |                     |                                |
| Sleep             | Instruction                | Ν    | S <sup>(2)</sup> | Y                     | Y                   | Y                              |
| Low-Voltage Sleep | Instruction +<br>RETEN bit | Ν    | S <sup>(2)</sup> | Y                     | Y                   | Y                              |
| Deep Sleep:       |                            |      |                  |                       |                     |                                |
| Deep Sleep        | Instruction +<br>DSEN bit  | Ν    | Ν                | Ν                     | Y                   | Y                              |
| VBAT:             |                            |      |                  |                       |                     |                                |
| with RTCC         | Hardware                   | Ν    | N                | Ν                     | Y                   | Y                              |

#### TABLE 10-1: OPERATING MODES FOR PIC24FJ128GA310 FAMILY DEVICES

Note 1: If RTCC is otherwise enabled in firmware.

2: A select peripheral can operate during this mode from LPRC or some external clock.

### REGISTER 10-2: DSWAKE: DEEP SLEEP WAKE-UP SOURCE REGISTER<sup>(1)</sup>

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0, HS |
|--------|-----|-----|-----|-----|-----|-----|-----------|
| —      | —   | —   | —   | —   | —   | —   | DSINT0    |
| bit 15 |     |     |     |     |     |     | bit 8     |

| R/W-0, HS | U-0 | U-0 | R/W-0, HS | R/W-0, HS | R/W-0, HS | U-0 | U-0   |
|-----------|-----|-----|-----------|-----------|-----------|-----|-------|
| DSFLT     | —   | —   | DSWDT     | DSRTCC    | DSMCLR    | —   | —     |
| bit 7     |     |     |           |           |           |     | bit 0 |

| Legend:           | HS = Hardware Settable bit |                        |                    |  |
|-------------------|----------------------------|------------------------|--------------------|--|
| R = Readable bit  | W = Writable bit           | U = Unimplemented bit, | read as '0'        |  |
| -n = Value at POR | '1' = Bit is set           | '0' = Bit is cleared   | x = Bit is unknown |  |

| bit 15-9 | Unimplemented: Read as '0'  |
|----------|---|
| bit 8    | DSINT0: Deep Sleep Interrupt-on-Change bit  |
|          | 1 = Interrupt-on-change was asserted during Deep Sleep  |
|          | 0 = Interrupt-on-change was not asserted during Deep Sleep  |
| bit 7    | DSFLT: Deep Sleep Fault Detected bit  |
|          | 1 = A Fault occurred during Deep Sleep and some Deep Sleep configuration settings may have been corrupted |
|          | 0 = No Fault was detected during Deep Sleep   |
| bit 6-5  | Unimplemented: Read as '0'  |
| bit 4    | DSWDT: Deep Sleep Watchdog Timer Time-out bit   |
|          | 1 = The Deep Sleep Watchdog Timer timed out during Deep Sleep   |
|          | 0 = The Deep Sleep Watchdog Timer did not time out during Deep Sleep                                      |
| bit 3    | DSRTCC: Real-Time Clock and Calendar Alarm bit  |
|          | 1 = The Real-Time Clock and Calendar triggered an alarm during Deep Sleep                                 |
|          | 0 = The Real-Time Clock and Calendar did not trigger an alarm during Deep Sleep                           |
| bit 2    | DSMCLR: MCLR Event bit  |
|          | 1 = The $\overline{\text{MCLR}}$ pin was active and was asserted during Deep Sleep                        |
|          | 0 = The MCLR pin was not active, or was active, but not asserted during Deep Sleep                        |
| bit 1-0  | Unimplemented: Read as '0'  |

**Note 1:** All register bits are cleared when the DSEN (DSCON<15>) bit is set.

#### REGISTER 11-15: RPINR10: PERIPHERAL PIN SELECT INPUT REGISTER 10

| U-0          | U-0 | U-0           | U-0   | U-0           | U-0            | U-0      | U-0   |
|--------------|-----|---------------|-------|---------------|----------------|----------|-------|
| —            | —   | —             | —     | —             | —              |          | —     |
| bit 15       |     |               |       |               |                |          | bit 8 |
|              |     |               |       |               |                |          |       |
| U-0          | U-0 | R/W-1         | R/W-1 | R/W-1         | R/W-1          | R/W-1    | R/W-1 |
| —            | —   | IC7R5         | IC7R4 | IC7R3         | IC7R2          | IC7R1    | IC7R0 |
| bit 7        |     |               |       |               |                |          | bit 0 |
|              |     |               |       |               |                |          |       |
| Legend:      |     |               |       |               |                |          |       |
| D - Doodoblo | hit | M = M/ritoblo | hit   | II – Unimplon | onted hit read | 1 22 '0' |       |

| R = Readable bit  | W = Writable bit | U = Unimplemented bit, rea | id as '0'          |
|-------------------|------------------|----------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared       | x = Bit is unknown |

bit 15-6 Unimplemented: Read as '0'

bit 5-0 IC7R<5:0>: Assign Input Capture 7 (IC7) to Corresponding RPn or RPIn Pin bits

#### REGISTER 11-16: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

| U-0                                | U-0 | R/W-1             | R/W-1                              | R/W-1           | R/W-1  | R/W-1  | R/W-1  |
|------------------------------------|-----|-------------------|------------------------------------|-----------------|--------|--------|--------|
|                                    | —   | OCFBR5            | OCFBR4                             | OCFBR3          | OCFBR2 | OCFBR1 | OCFBR0 |
| bit 15                             |     |                   |                                    |                 |        |        | bit 8  |
|                                    |     |                   |                                    |                 |        |        |        |
| U-0                                | U-0 | R/W-1             | R/W-1                              | R/W-1           | R/W-1  | R/W-1  | R/W-1  |
| _                                  | —   | OCFAR5            | OCFAR4                             | OCFAR3          | OCFAR2 | OCFAR1 | OCFAR0 |
| bit 7                              |     |                   |                                    |                 |        | bit 0  |        |
|                                    |     |                   |                                    |                 |        |        |        |
| Legend:                            |     |                   |                                    |                 |        |        |        |
| R = Readable bit W = Writable bit  |     | bit               | U = Unimplemented bit, read as '0' |                 |        |        |        |
| -n = Value at POR '1' = Bit is set |     | '0' = Bit is clea | ared                               | x = Bit is unkr | nown   |        |        |

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **OCFBR<5:0>:** Assign Output Compare Fault B (OCFB) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 OCFAR<5:0>: Assign Output Compare Fault A (OCFA) to Corresponding RPn or RPIn Pin bits

| REGISTER 11-29: | <b>RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2</b> |
|-----------------|---|
|-----------------|---|

| —         —         RP5R5 <sup>(1)</sup> RP5R4 <sup>(1)</sup> RP5R3 <sup>(1)</sup> RP5R2 <sup>(1)</sup> RP5R1 <sup>(1)</sup> RI           bit 15 | R/W-0               |
|--|---------------------|
| bit 15   | 95R0 <sup>(1)</sup> |
|  | bit 8               |

| U-0   | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|-------|-------|-------|-------|
| —     | —   | RP4R5 | RP4R4 | RP4R3 | RP4R2 | RP4R1 | RP4R0 |
| bit 7 |     |       |       |       |       |       | bit 0 |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | t, read as '0'     |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

| bit 15-14 | Unimplemented: Read as '0' |
|-----------|----------------------------|
|-----------|----------------------------|

- RP5R<5:0>: RP5 Output Pin Mapping bits<sup>(1)</sup> bit 13-8
- Peripheral Output Number n is assigned to pin, RP5 (see Table 11-4 for peripheral function numbers).
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP4R<5:0>:** RP4 Output Pin Mapping bits
  - Peripheral Output Number n is assigned to pin, RP4 (see Table 11-4 for peripheral function numbers).

Note 1: These bits are unimplemented in 64-pin devices; read as '0'.

#### **REGISTER 11-30: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3**

| U-0    | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-----|-------|-------|-------|-------|-------|-------|
| _      | _   | RP7R5 | RP7R4 | RP7R3 | RP7R2 | RP7R1 | RP7R0 |
| bit 15 |     |       |       |       |       |       | bit 8 |
|        |     |       |       |       |       |       |       |
| U-0    | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| —      | —   | RP6R5 | RP6R4 | RP6R3 | RP6R2 | RP6R1 | RP6R0 |
| bit 7  |     |       |       |       |       |       | bit 0 |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | d as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

| bit 15-14 | Unimplemented: Read as '0'   |
|-----------|--|
| bit 13-8  | RP7R<5:0>: RP7 Output Pin Mapping bits   |
|           | Peripheral Output Number n is assigned to pin, RP7 (see Table 11-4 for peripheral function numbers). |
| bit 7-6   | Unimplemented: Read as '0'   |
| bit 5-0   | RP6R<5:0>: RP6 Output Pin Mapping bits   |
|           | Peripheral Output Number n is assigned to pin, RP6 (see Table 11-4 for peripheral function numbers). |

## 14.0 INPUT CAPTURE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Input Capture with Dedicated Timer" (DS39722) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

Devices in the PIC24FJ128GA310 family contain seven independent input capture modules. Each of the modules offers a wide range of configuration and operating options for capturing external pulse events and generating interrupts.

Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable sync/trigger sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

The module is controlled through two registers: ICxCON1 (Register 14-1) and ICxCON2 (Register 14-2). A general block diagram of the module is shown in Figure 14-1.

### 14.1 General Operating Modes

#### 14.1.1 SYNCHRONOUS AND TRIGGER MODES

When the input capture module operates in a Free-Running mode, the internal 16-bit counter, ICxTMR, counts up continuously, wrapping around from FFFFh to 0000h on each overflow. Its period is synchronized to the selected external clock source. When a capture event occurs, the current 16-bit value of the internal counter is written to the FIFO buffer.

In Synchronous mode, the module begins capturing events on the ICx pin as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the internal counter is reset. In Trigger mode, the module waits for a Sync event from another internal module to occur before allowing the internal counter to run.

Standard, free-running operation is selected by setting the SYNCSELx bits (ICxCON2<4:0>) to '00000' and clearing the ICTRIG bit (ICxCON2<7>). Synchronous and Trigger modes are selected any time the SYNCSELx bits are set to any value except '00000'. The ICTRIG bit selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSELx bits determine the sync/trigger source.

When the SYNCSELx bits are set to '00000' and ICTRIG is set, the module operates in Software Trigger mode. In this case, capture operations are started by manually setting the TRIGSTAT bit (ICxCON2<6>).





To set up the SPI module for the Enhanced Buffer Master mode of operation:

- 1. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFSx register.
  - b) Set the SPIxIE bit in the respective IECx register.
  - c) Write the SPIxIP bits in the respective IPCx register.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 5. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 6. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Enhanced Buffer Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFSx register.
  - b) Set the SPIxIE bit in the respective IECx register.
  - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 8. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

#### FIGURE 16-2: SPIX MODULE BLOCK DIAGRAM (ENHANCED MODE)



| COMLines  |             | Segments    |             |             |  |  |  |  |
|-----------|-------------|-------------|-------------|-------------|--|--|--|--|
| COM Lines | 0 to 15     | 16 to 31    | 32 to 47    | 48 to 64    |  |  |  |  |
| 0         | LCDDATA0    | LCDDATA1    | LCDDATA2    | LCDDATA3    |  |  |  |  |
|           | S00C0:S15C0 | S16C0:S31C0 | S32C0:S47C0 | S48C0:S63C0 |  |  |  |  |
| 1         | LCDDATA4    | LCDDATA5    | LCDDATA6    | LCDDATA7    |  |  |  |  |
|           | S00C1:S15C1 | S16C1:S31C1 | S32C1:S47C1 | S48C1:S63C1 |  |  |  |  |
| 2         | LCDDATA8    | LCDDATA9    | LCDDATA10   | LCDDATA11   |  |  |  |  |
|           | S00C2:S15C2 | S16C2:S31C2 | S32C2:S47C2 | S48C2:S63C2 |  |  |  |  |
| 3         | LCDDATA12   | LCDDATA13   | LCDDATA14   | LCDDATA15   |  |  |  |  |
|           | S00C3:S15C3 | S16C3:S31C3 | S32C3:S47C3 | S48C3:S63C3 |  |  |  |  |
| 4         | LCDDATA16   | LCDDATA17   | LCDDATA18   | LCDDATA19   |  |  |  |  |
|           | S00C4:S15C4 | S16C4:S31C4 | S32C4:S47C4 | S48C4:S59C4 |  |  |  |  |
| 5         | LCDDATA20   | LCDDATA21   | LCDDATA22   | LCDDATA23   |  |  |  |  |
|           | S00C5:S15C5 | S16C5:S31C5 | S32C5:S47C5 | S48C5:S69C5 |  |  |  |  |
| 6         | LCDDATA24   | LCDDATA25   | LCDDATA26   | LCDDATA27   |  |  |  |  |
|           | S00C6:S15C6 | S16C6:S31C6 | S32C6:S47C6 | S48C6:S59C6 |  |  |  |  |
| 7         | LCDDATA28   | LCDDATA29   | LCDDATA30   | LCDDATA31   |  |  |  |  |
|           | S00C7:S15C7 | S16C7:S31C7 | S32C7:S47C7 | S48C7:S59C7 |  |  |  |  |

#### TABLE 21-1: LCDDATA REGISTERS AND BITS FOR SEGMENT AND COM COMBINATIONS

| REGISTER      | 21-6: LCD  | REF: LCD RE   |  | ADDER CO   |                          | STER                   |                        |
|---------------|--|---|--|--|--------------------------|------------------------|------------------------|
| R/W-0         | U-0  | R/W-0   | R/W-0  | R/W-0  | R/W-0                    | R/W-0                  | R/W-0                  |
| LCDIRE        |  | LCDCST2   | LCDCST1  | LCDCST0  | VLCD3PE <sup>(1)</sup>   | VLCD2PE <sup>(1)</sup> | VLCD1PE <sup>(1)</sup> |
| bit 15        |  |   |  |  |                          |                        | bit 8                  |
| R/W-0         | R/W-0  | R/W-0   | R/W-0  | U-0  | R/W-0                    | R/W-0                  | R/W-0                  |
| LRLAP1        | LRLAP0   | LRLBP1  | LRLBP0   | _  | LRLAT2                   | LRLAT1                 | LRLAT0                 |
| bit 7         |  |   |  |  |                          |                        | bit 0                  |
| Legend:       |  |   |  |  |                          |                        |                        |
| R = Readable  | e bit  | W = Writable  | bit  | U = Unimpler   | mented bit, read         | l as '0'               |                        |
| -n = Value at | POR  | '1' = Bit is set  |  | '0' = Bit is cle   |                          | x = Bit is unkr        | iown                   |
| bit 15        | 1 = Internal I   | D Internal Refer<br>LCD reference i<br>LCD reference i  | s enabled and  |  | the internal con         | trast control cir      | cuit                   |
| bit 14        | Unimplemer   | nted: Read as 'o  | )'   |  |                          |                        |                        |
| bit 13-11     | LCDCST<2:0   | <b>0&gt;:</b> LCD Contra  | st Control bits  |  |                          |                        |                        |
|               | 110 = Resist<br>101 = Resist<br>100 = Resist<br>011 = Resist<br>010 = Resist<br>001 = Resist | or ladder is at n<br>or ladder is at 6<br>or ladder is at 5<br>or ladder is at 4<br>or ladder is at 3<br>or ladder is at 2<br>or ladder is at 1<br>um resistance (i | /7th of maximu<br>/7th of maximu<br>/7th of maximu<br>/7th of maximu<br>/7th of maximu<br>/7th of maximu | um resistance<br>um resistance<br>um resistance<br>um resistance<br>um resistance<br>um resistance |                          | 1                      |                        |
| bit 10        |  | ias 3 Pin Enabl   |  | al pin. LCDBIA   | S3                       |                        |                        |
|               |  | vel is internal (i  |  |  |                          |                        |                        |
| bit 9         | VLCD2PE: B   | ias 2 Pin Enabl   | e bit <sup>(1)</sup>   |  |                          |                        |                        |
|               |  | vel is connecte<br>vel is internal (i   |  | •  | S2                       |                        |                        |
| bit 8         |  | ias 1 Pin Enabl   |  | ,  |                          |                        |                        |
|               |  | vel is connecte<br>vel is internal (i   |  |  | S1                       |                        |                        |
| bit 7-6       | LRLAP<1:0>   | : LCD Reference   | e Ladder A Tir   | me Power Con   | trol bits                |                        |                        |
|               | 10 = Internal<br>01 = Internal   | Interval A:<br>LCD reference<br>LCD reference<br>LCD reference<br>LCD reference   | ladder is power<br>ladder is power   | ered in Medium<br>ered in Low-Po   | n Power mode<br>wer mode |                        |                        |
| bit 5-4       |  | : LCD Reference   | -  |  |                          |                        |                        |
|               | 10 = Internal<br>01 = Internal   | Interval B:<br>LCD reference<br>LCD reference<br>LCD reference<br>LCD reference   | ladder is powe<br>ladder is powe   | ered in Medium<br>ered in Low-Po   | n Power mode<br>wer mode |                        |                        |
| bit 3         | Unimplemer   | nted: Read as 'o  | )'   |  |                          |                        |                        |
|               | hon using the c  | vtornal resistor  | laddar biasing   |  | r nina abauld ba         | mada analag a          | and the                |

### REGISTER 21-6: LCDREF: LCD REFERENCE LADDER CONTROL REGISTER

**Note 1:** When using the external resistor ladder biasing, the LCDBIASx pins should be made analog and the respective TRISx bits should be set as inputs.

### **REGISTER 22-1:** RCFGCAL: RTCC CALIBRATION/CONFIGURATION REGISTER<sup>(1)</sup> (CONTINUED)

```
bit 7-0 CAL<7:0>: RTC Drift Calibration bits
01111111 = Maximum positive adjustment; adds 127 RTC clock pulses every 15 seconds
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
<li
```

- Note 1: The RCFGCAL register is only affected by a POR.
  - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
  - 3: This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.

#### 29.4.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against inadvertent or unwanted changes or reads in two ways. The primary protection method is the same as that of the RP registers – shadow registers contain a complimentary value which is constantly compared with the actual value.

To safeguard against unpredictable events, Configuration bit changes resulting from individual cell level disruptions (such as ESD events) will cause a parity error and trigger a device Reset.

The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the GCP bit is set, the source data for device configuration is also protected as a consequence. Even if General Segment protection is not enabled, the device configuration can be protected by using the appropriate code segment protection setting.

#### 29.5 JTAG Interface

PIC24FJ128GA310 family devices implement a JTAG interface, which supports boundary scan device testing.

#### 29.6 In-Circuit Serial Programming

PIC24FJ128GA310 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx), and three other lines for power (VDD), ground (VSS) and  $\overline{MCLR}$ . This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

#### 29.7 In-Circuit Debugger

When MPLAB<sup>®</sup> ICD 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, VSS and the PGECx/PGEDx pin pair designated by the ICSx Configuration bits. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

| TABLE 32-20: PLL CLOCH | (TIMING SPECIFICATIONS | VDD = 2V TO 3.6V |
|------------------------|------------------------|------------------|
|------------------------|------------------------|------------------|

| AC CHARACTERISTICS |        |  | Standard Operating                          |   |      |     | <b>6V (unless otherwise stated)</b><br>5°C for Industrial |  |
|--------------------|--------|--|---|---|------|-----|---|--|
| Param<br>No.       | Symbol | Characteristic                                   | Min Typ <sup>(1)</sup> Max Units Conditions |   |      |     |   |  |
| OS50               | Fplli  | PLLI PLL Input Frequency<br>Range <sup>(1)</sup> | 4   | — | 8    | MHz | ECPLL mode  |  |
|                    |        |  | 4   | _ | 8    | MHz | HSPLL mode  |  |
|                    |        |  | 4   | _ | 8    | MHz | XTPLL mode  |  |
| OS52               | TLOCK  | PLL Start-up Time<br>(Lock Time)                 | —   | — | 128  | μS  |   |  |
| OS53               | DCLK   | CLKO Stability (Jitter)                          | -0.25                                       | _ | 0.25 | %   |   |  |

**Note 1:** Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

#### TABLE 32-21: INTERNAL RC ACCURACY

| AC CHA       |                        | ard Ope | -   |     | ons: 2V to 3.6V (unles $C \le TA \le +85^{\circ}C$ for Ind | -  |   |  |
|--------------|------------------------|---------|-----|-----|--|--|---|--|
| Param<br>No. | Characteristic         | Min     | Тур | Max | Units  | Conditions                               |   |  |
| F20          | FRC Accuracy @         | -1      | _   | 1   | %  | $-10^\circ C \le T A \le +85^\circ C$    | $2V \leq V\text{DD} \leq 3.6V$                    |  |
|              | 8 MHz <sup>(1,2)</sup> | -1.5    | _   | 1.5 | %  | $-40^{\circ}C \leq TA \leq -10^{\circ}C$ | $2V \leq V \text{DD} \leq 3.6 V$                  |  |
| F21          | LPRC @ 31 kHz          | -20     | _   | 20  | %  | $-40^{\circ}C \leq TA \leq +85^{\circ}C$ | VCAP (on-chip regulator<br>output voltage) = 1.8V |  |

Note 1: Frequency is calibrated at +25°C and 3.3V. OSCTUN bits can be used to compensate for temperature drift.

2: To achieve this accuracy, physical stress applied to the microcontroller package (ex., by flexing the PCB) must be kept to a minimum.

#### TABLE 32-22: RC OSCILLATOR START-UP TIME

| AC CHA       | ARACTERISTICS  | Standard Operating Conditions: 2V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial |     |     |       |            |  |
|--------------|----------------|--|-----|-----|-------|------------|--|
| Param<br>No. | Characteristic | Min  | Тур | Max | Units | Conditions |  |
|              | TFRC           | —  | 15  | _   | μS    |            |  |
|              | Tlprc          | _  | 50  | _   | μS    |            |  |

| AC CH            | IARACTE    | RISTICS  | Standard Operating Conditions: 2V to 3.6V (unless otherwise stated<br>Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial |     |     |       |   |
|------------------|------------|--|---|-----|-----|-------|---|
| Para<br>m<br>No. | Symbo<br>I | Characteristic   | Min   | Тур | Мах | Units | Conditions  |
| SY10             | TMCL       | MCLR Pulse Width (Low)   | 2   | —   | _   | μs    |   |
| SY12             | TPOR       | Power-on Reset Delay   | _   | 2   | _   | μs    |   |
| SY13             | Tioz       | I/O High-Impedance from<br>MCLR Low or Watchdog<br>Timer Reset | _   | —   | 100 | ns    |   |
| SY25             | TBOR       | Brown-out Reset Pulse<br>Width                                 | 1   | —   | —   | μs    | $VDD \leq VBOR$                                     |
|                  | TRST       | Internal State Reset Time                                      | _   | 50  | _   | μS    |   |
| SY71             | Трм        | Program Memory<br>Wake-up Time                                 | —   | 20  | —   | μs    | Sleep wake-up <sup>(1)</sup> with<br>VREGS = 0      |
|                  |            |  | —   | 1   | _   | μs    | Sleep wake-up <sup>(1)</sup> with<br>VREGS = 1      |
| SY72             | Tlvr       | Low-Voltage Regulator<br>Wake-up Time                          | —   | 90  | —   | μs    | Sleep wake-up <sup>(1)</sup> with<br>VREGS = 0      |
|                  |            |  | _   | 70  | _   | μs    | Sleep wake-up <sup>(1)</sup> with<br>VREGS = 1      |
|                  | TDSWU      | Deep Sleep Wake-up<br>Time                                     | _   | 200 |     | μs    | VCAP fully discharged before wake-up <sup>(1)</sup> |

#### TABLE 32-24: RESET AND BROWN-OUT RESET REQUIREMENTS

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                           | N                | <b>MILLIMETER</b> | S        |      |
|---------------------------|------------------|-------------------|----------|------|
| Dimension                 | Dimension Limits |                   | NOM      | MAX  |
| Contact Pitch             | E                |                   | 0.50 BSC |      |
| Contact Pad Spacing       | C1               |                   | 15.40    |      |
| Contact Pad Spacing       | C2               |                   | 15.40    |      |
| Contact Pad Width (X100)  | X1               |                   |          | 0.30 |
| Contact Pad Length (X100) | Y1               |                   |          | 1.50 |
| Distance Between Pads     | G                | 0.20              |          |      |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

### INDEX

| Α                                       |    |
|---|----|
| AC Characteristics                      |    |
| ADC Conversion Timing                   | 87 |
| ADC Module                              | 86 |
| CLKO and I/O Timing                     | 72 |
| External Clock Timing                   | 70 |
| Internal RC Accuracy                    | 71 |
| Load Conditions and Requirements        |    |
| for Specifications                      | 69 |
| PLL Clock Timing Specifications         | 71 |
| RC Oscillator Start-up Time             | 71 |
| Reset and Brown-out Reset Requirements  | 73 |
| UARTx Specifications                    | 85 |
| ADC                                     |    |
| Control Registers2                      | 98 |
| Extended DMA Operations2                | 97 |
| Operation2                              | 95 |
| Alternate Interrupt Vector Table (AIVT) | 95 |
| Assembler                               |    |
| MPASM Assembler                         | 48 |

### В

| Block Diagrams                              |     |
|---|-----|
| 10-Bit A/D Converter Analog Input Model     | 311 |
| 12-Bit ADC1 Module                          | 296 |
| 16-Bit Synchronous Timer2 and Timer4        | 201 |
| 16-Bit Synchronous Timer3 and Timer5        |     |
| 16-Bit Timer1 Module                        | 197 |
| 32-Bit Timer2/3 and Timer4/5                | 200 |
| Accessing Program Memory Using              |     |
| Table Instructions                          |     |
| Addressing for Table Registers              | 83  |
| Buffer Address Generation in PIA Mode       | 299 |
| CALL Stack Frame                            | 68  |
| Comparator Voltage Reference                | 321 |
| CPU Programmer's Model                      | 37  |
| CRC Module                                  | 289 |
| CRC Shift Engine Detail                     | 289 |
| CTMU Connections and Internal Configuration |     |
| for Capacitance Measurement                 | 324 |
| CTMU Typical Connections and Internal       |     |
| Configuration for Pulse Delay Generation    | 325 |
| CTMU Typical Connections and Internal       |     |
| Configuration for Time Measurement          | 325 |
| Data Access from Program Space              |     |
| Address Generation                          |     |
| Data Signal Modulator                       | 249 |
| Direct Memory Access (DMA)                  | 75  |
| EDS Address Generation for Read Operations  |     |
| EDS Address Generation for Write Operations | 67  |
| Extended Data Space                         |     |
| High/Low-Voltage Detect (HLVD)              |     |
| I <sup>2</sup> C Module                     | 234 |
| Individual Comparator Configurations,       |     |
| CREF = 0                                    | 316 |
| Individual Comparator Configurations,       |     |
| CREF = 1 and CVREFP = 0                     | 317 |
| Individual Comparator Configurations,       |     |
| CREF = 1 and CVREFP = 1                     |     |
| Input Capture x                             |     |
| LCD Controller                              |     |
| On-Chip Regulator Connections               |     |
| Output Compare x (16-Bit Mode)              | 212 |

| Output Compare x (Double-Buffered,   |     |
|--------------------------------------|-----|
| 16-Bit PWM Mode)                     | 214 |
| PCI24FJ256GA310 Family (General)     | 16  |
| PIC24F CPU Core                      | 36  |
| PSV Operation (Lower Word)           | 73  |
| PSV Operation (Upper Word)           | 73  |
| Reset System                         | 89  |
| RTCC                                 | 276 |
| Shared I/O Port Structure            | 167 |
| SPIx Master, Frame Master Connection | 230 |
| SPIx Master, Frame Slave Connection  | 230 |
| SPIx Master/Slave Connection         |     |
| (Enhanced Buffer Modes)              | 229 |
| SPIx Master/Slave Connection         |     |
| (Standard Mode)                      | 229 |
| SPIx Module (Enhanced Mode)          | 223 |
| SPIx Module (Standard Mode)          | 222 |
| SPIx Slave, Frame Master Connection  |     |
| SPIx Slave, Frame Slave Connection   | 230 |
| System Clock                         | 145 |
| Triple Comparator Module             | 315 |
| UARTx (Simplified)                   |     |
| Watchdog Timer (WDT)                 | 344 |

## **C**

| C Compilers                                  | 240   |
|--|-------|
| MPLAB C18                                    | . 348 |
| Charge Time Measurement Unit. See CTMU.      |       |
| Code Examples                                | 454   |
| Basic Sequence for Clock Switching           | . 151 |
| Configuring UART1 Input/Output               |       |
| Functions (PPS)                              |       |
| EDS Read From Program Memory in Assembly     |       |
| EDS Read in Assembly                         |       |
| EDS Write in Assembly                        |       |
| Erasing a Program Memory Block (Assembly)    |       |
| Erasing a Program Memory Block (C Language)  |       |
| Initiating a Programming Sequence            |       |
| Loading the Write Buffers                    |       |
| Port Read/Write in Assembly                  |       |
| Port Read/Write in C                         |       |
| PWRSAV Instruction Syntax                    |       |
| Setting the RTCWREN Bit                      |       |
| Single-Word Flash Programming                |       |
| Single-Word Flash Programming (C Language)   |       |
| Code Protection                              |       |
| Code Segment Protection                      |       |
| Configuration Options                        |       |
| Configuration Register Protection            |       |
| General Segment Protection                   |       |
| Comparator Voltage Reference                 |       |
| Configuring                                  |       |
| Configuration Bits                           |       |
| Core Features                                | 11    |
| CPU  |       |
| Arithmetic Logic Unit (ALU)                  |       |
| Control Registers                            |       |
| Core Registers                               |       |
| Programmer's Model                           | 35    |
| CRC  | ~~~   |
| Data Interface                               |       |
| Polynomials                                  |       |
| Setup Examples for 16 and 32-Bit Polynomials |       |
| User Interface                               | 290   |