

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	85
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	121-TFBGA
Supplier Device Package	121-TFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj64ga310-i-bg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

REGISTER 5-3: DMAINTX: DMA CHANNEL x INTERRUPT REGISTER

R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
DBUFWF ⁽¹⁾		CHSEL5	CHSEL4	CHSEL3	CHSEL2	CHSEL1	CHSEL0	
bit 15		•					bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	
HIGHIF(',*)	LOWIF ^(1,2)	DONEIF	HALFIF	OVRUNIF(')		—	HALFEN	
Dit 7							DITU	
Legend:								
R = Readabl	le bit	W = Writable I	oit	U = Unimplem	ented bit. read	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	Iown	
bit 15	DBUFWF: Bu	iffered Data Wr	ite Flag bit ⁽¹⁾					
	1 = The conte	ents of the DM	A buffer have	not been writte	n to the locati	on specified in	DMADSTx or	
		Cx in Null Write	mode	ve been written	to the locatio	n analified in		
	DMASRO	Cx in Null Write	mode	e been whiten		in specified in	DIMADSTX U	
bit 14	Unimplemen	ted: Read as ')'					
bit 13-8	CHSEL<5:0>	: DMA Channe	I Trigger Seled	ction bits				
	See Table 5-1	for a complete	list.					
bit 7	HIGHIF: DMA	High Address	Limit Interrup	t Flag bit ^(1,2)				
	1 = The DMA	channel has a	ttempted to ac	cess an addres	s higher than D	DMAH or the up	per limit of the	
	data RAN	/I space	at invokad the	high addross li	mit intorrunt			
bit 6			imit Interrunt	Elag hit(1,2)	init interrupt			
bit 0	1 = The DMA	channel has a	attempted to a	ccess the DMA	SER address	lower than DM	Al but above	
	the SFR	range (07FFh)						
	0 = The DMA	channel has n	ot invoked the	e low address lin	nit interrupt			
bit 5	DONEIF: DM	A Complete Op	eration Interru	upt Flag bit ⁽¹⁾				
	<u>If CHEN = 1</u> :							
	1 = The previous DMA session has ended with completion							
	If CHEN = 0 :							
	1 = The previ	ious DMA sess	ion has endec	I with completior	ı			
	0 = The previ	ious DMA sess	ion has endec	l without comple	tion			
bit 4	HALFIF: DMA	A 50% Waterma	ark Level Inter	rupt Flag bit()				
	1 = DMACNI 0 = DMACNI	x has reached	the halfway p	oint to uuuun av point				
bit 3		MA Channel Ov	errun Flag bit	(1)				
Site	1 = The DMA	channel is trig	gered while it i	s still completinc	the operation	based on the p	revious trigger	
	0 = The over	run condition h	as not occurre	ed			55	
bit 2-1	Unimplemen	ted: Read as 'd)'					
bit 0	HALFEN: Hal	Ifway Completion	on Watermark	bit				
	1 = Interrupts	are invoked w	hen DMACNT	x has reached i	ts halfway poir	nt and is at com	pletion	
	0 = An interru	upt is invoked o	nly at the com	pletion of the tra	anster			
Note 1: S	etting these flag	s in software de	pes not genera	ate an interrupt.				
2 : Te	esting for addres	s limit violation	s (DMASRCx	or DMADSTx is	either areater	than DMAH or	less than	

2: Testing for address limit violations (DMASRCx or DMADSTx is either greater than DMAH or less than DMAL) is NOT done before the actual access.

REGISTER 8-9:	FS4: INTERRUPT FLAG	STATUS REGISTER 4
---------------	---------------------	--------------------------

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	
	—	CTMUIF		_			HLVDIF	
bit 15							bit 8	
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	
	—	—	_	CRCIF	U2ERIF	U1ERIF	—	
bit 7							bit 0	
Lovende								
Legena:	a hit	M = Mritable b	:4		antad hit raa			
		vv = vvnlable L	11	0 = 0	nenteu bit, read			
	PUR	I = DILIS SEL			areu		IOWI	
bit 15-14	Unimplemen	ted: Read as '0	,					
bit 13	CTMUIF: CT	MU Interrupt Fla	a Status bit					
	1 = Interrupt	request has occ	urred					
	0 = Interrupt	request has not	occurred					
bit 12-9	Unimplemen	ted: Read as '0	3					
bit 8	HLVDIF: High	n/Low-Voltage D	etect Interrup	ot Flag Status bit	t			
	1 = Interrupt 0 = Interrupt	request has occ request has not	urred occurred					
bit 7-4	Unimplemen	ted: Read as '0	2					
bit 3	CRCIF: CRC	Generator Inter	rupt Flag Stat	tus bit				
	1 = Interrupt request has occurred 0 = Interrupt request has not occurred							
bit 2	U2ERIF: UAF	RT2 Error Interru	pt Flag Statu	s bit				
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 							
h:+ 4	U1ERIF: UART1 Error Interrupt Flag Status bit							
DICI	U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has occurred							
DILI	1 = Interrupt 0 = Interrupt	request has occ request has not	occurred					

REGISTER 8-23: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	U1RXIP2	U1RXIP1	U1RXIP0		SPI1IP2	SPI1IP1	SPI1IP0
bit 15				•	•		bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	SPF1IP2	SPF1IP1	SPF1IP0		T3IP2	T3IP1	T3IP0
bit 7							bit 0
							
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
64 4 F			.,				
DIT 15) :)			
DIT 14-12		•: UARI1 Rece	iver interrupt F				
	•		nighest phonty	interrupt)			
	•						
	•						
	001 = Interrup	pt is Priority 1 of source is disa	abled				
bit 11	Unimplement	ted: Read as '0)'				
bit 10-8	SPI1IP<2:0>:	SPI1 Event Int	errupt Priority	bits			
	111 = Interru	pt is Priority 7 (I	highest priority	interrupt)			
	•	, j	0 1 2	1 /			
	•						
	• 001 = Interru	ot is Priority 1					
	000 = Interru	pt source is disa	abled				
bit 7	Unimplement	ted: Read as 'o)'				
bit 6-4	SPF1IP<2:0>	: SPI1 Fault Int	errupt Priority	bits			
	111 = Interru	pt is Priority 7 (I	highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is disa	abled				
bit 3	Unimplement	ted: Read as '0)'				
bit 2-0	T3IP<2:0>: Ti	mer3 Interrupt	Priority bits				
	111 = Interru	pt is Priority 7 (I	highest priority	interrupt)			
	•						
	•						
	001 = Interrup	ot is Priority 1	ablad				
	uuu – merru		auleu				

REGISTE	ER 13-1: TxCC	ON: TIMER2 A	ND TIMER4		EGISTER ⁽³⁾		
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON		TSIDL			_		_
bit 15		•					bit 8
11-0	R/W-0	R/W-0	R/W/-0	R/W-0	11-0	R/M-0	11-0
0-0				T32(1)	0-0		0-0
bit 7	TOAL	TORI ST	1011 30	152.1		105.4	bit (
Legend:							
R = Read	able bit	W = Writable	bit		ented bit, read	l as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkno	own
bit 15	TON: Timerx	On bit					
	When TxCO	N<3> = 1:					
	1 = Starts 32	2-bit Timerx/y					
	0 = Stops 32	2-bit Timerx/y					
	When TxCO	<u>N<3> = 0:</u>					
	1 = Starts 16	S-bit Timerx					
hit 14	Unimplement	oted: Read as '	ı'				
hit 13		ry Stop in Idle M	ode hit				
	1 = Discontin	nues module on	eration when d	levice enters Id	le mode		
	0 = Continue	es module opera	ation in Idle mo	de			
bit 12-7	Unimplemer	ted: Read as ')'				
bit 6	TGATE: Time	erx Gated Time	Accumulation I	Enable bit			
	When TCS =	1:					
	This bit is ign	ored.					
	When TCS =	<u>0:</u>					
	1 = Gated tir 0 = Gated tir	ne accumulatio ne accumulatio	n is enabled n is disabled				
bit 5-4	TCKPS<1:0>	: Timerx Input	Clock Prescale	Select bits			
	11 = 1:256						
	10 = 1:64						
	01 = 1:8						
hit 2	00 = 1:1 T22. 22 Dit T	imor Modo Solo	ot hit(1)				
DILS	1 - Timery a	Intel Would Sele	a single 32-bit	timer			
	1 = Timerx a 0 = Timerx a	ind Timery form	a single 32-bit	ners			
	In 32-bit mod	le, T3CON cont	rol bits do not a	affect 32-bit time	er operation.		
bit 2	Unimplemer	nted: Read as ')'				
bit 1	TCS: Timerx	Clock Source S	elect bit ⁽²⁾				
	1 = External 0 = Internal	clock is from pi clock (Fosc/2)	n, TxCK (on the	e rising edge)			
bit 0	Unimplemer	ted: Read as ')'				
Note 1:	In T4CON, the T4 T5CON control b	45 bit is implem its do not affect	ented instead o 32-bit timer op	of T32 to select eration.	32-bit mode. Ir	n 32-bit mode, th	ne T3CON or
2:	If TCS = 1, RPIN Section 11.4 "Pe	Rx (TxCK) mus	t be configured elect (PPS)".	l to an available	e RPn/RPIn pir	n. For more infor	mation, see
3:	Changing the val	ue of TxCON w	hile the timer is	s running (TON	= 1) causes th	ne timer prescale	e counter to

reset and is not recommended.

14.0 INPUT CAPTURE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Input Capture with Dedicated Timer" (DS39722) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

Devices in the PIC24FJ128GA310 family contain seven independent input capture modules. Each of the modules offers a wide range of configuration and operating options for capturing external pulse events and generating interrupts.

Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable sync/trigger sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

The module is controlled through two registers: ICxCON1 (Register 14-1) and ICxCON2 (Register 14-2). A general block diagram of the module is shown in Figure 14-1.

14.1 General Operating Modes

14.1.1 SYNCHRONOUS AND TRIGGER MODES

When the input capture module operates in a Free-Running mode, the internal 16-bit counter, ICxTMR, counts up continuously, wrapping around from FFFFh to 0000h on each overflow. Its period is synchronized to the selected external clock source. When a capture event occurs, the current 16-bit value of the internal counter is written to the FIFO buffer.

In Synchronous mode, the module begins capturing events on the ICx pin as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the internal counter is reset. In Trigger mode, the module waits for a Sync event from another internal module to occur before allowing the internal counter to run.

Standard, free-running operation is selected by setting the SYNCSELx bits (ICxCON2<4:0>) to '00000' and clearing the ICTRIG bit (ICxCON2<7>). Synchronous and Trigger modes are selected any time the SYNCSELx bits are set to any value except '00000'. The ICTRIG bit selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSELx bits determine the sync/trigger source.

When the SYNCSELx bits are set to '00000' and ICTRIG is set, the module operates in Software Trigger mode. In this case, capture operations are started by manually setting the TRIGSTAT bit (ICxCON2<6>).





REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Synchronization/Trigger Source Selection bits

- 11111 = Reserved 11110 = Reserved⁽²⁾ 11101 = Reserved⁽²⁾ 11100 = CTMU⁽¹⁾ 11011 = ADC⁽¹⁾ 11010 = Comparator 3⁽¹⁾ 11001 = Comparator 2⁽¹⁾ 11000 = Comparator 1⁽¹⁾ 10111 = Reserved⁽²⁾ 10110 = Input Capture 7⁽²⁾ 10101 = Input Capture 6⁽²⁾ 10100 = Input Capture 5⁽²⁾ 10011 = Input Capture 4⁽²⁾ 10010 = Input Capture 3⁽²⁾ 10001 = Input Capture 2⁽²⁾ 10000 = Input Capture 1⁽²⁾ 01111 = Timer5 01110 = Timer4 01101 = Timer3 01100 = Timer2 01011 = Timer1 01010 = Reserved 01001 = Reserved 01000 = Reserved 00111 = Output Compare 7 00010 = Output Compare 2 00001 = Output Compare 1 00000 = Not synchronized to any other module
- Note 1: Use these inputs as trigger sources only and never as sync sources.
 - 2: Never use an IC module as its own trigger source, by selecting this mode.

16.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Serial Peripheral Interface (SPI)" (DS39699) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, ADC Converters, etc. The SPI module is compatible with the SPI and SIOP Motorola[®] interfaces. All PIC24FJ128GA310 family devices include two SPI modules.

The module supports operation in two buffer modes. In Standard mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through an 8-level FIFO buffer.

Note:	Do not perform Read-Modify-Write opera-
	tions (such as bit-oriented instructions) on
	the SPIxBUF register in either Standard or
	Enhanced Buffer mode.

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported.

The SPI serial interface consists of four pins:

- · SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI module can be configured to operate using 2, 3 or 4 pins. In the 3-pin mode, \overline{SSx} is not used. In the 2-pin mode, both SDOx and \overline{SSx} are not used.

Block diagrams of the module in Standard and Enhanced modes are shown in Figure 16-1 and Figure 16-2.

Note: In this section, the SPI modules are referred to together as SPIx or separately as SPI1 or SPI2. Special Function Registers will follow a similar notation. For example, SPIxCON1 and SPIxCON2 refer to the control registers for any of the 2 SPI modules.



18.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UART:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the UxBRG register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write a data byte to the lower byte of the UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- Alternatively, the data byte may be transferred while UTXEN = 0 and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

18.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UART (as described in **Section 18.2** "**Transmitting in 8-Bit Data Mode**").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

18.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header, made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK to set up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG; this loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

18.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UART (as described in Section 18.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

18.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear-to-Send (UxCTS) and Request-to-Send (UxRTS) are the two hardware controlled pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control mode. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

18.7 Infrared Support

The UART module provides two types of infrared UART support: one is the IrDA clock output to support an external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder. Note that because the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

18.7.1 IrDA CLOCK OUTPUT FOR EXTERNAL IrDA SUPPORT

To support external IrDA encoder and decoder devices, the BCLKx pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. With UEN<1:0> = 11, the BCLKx pin will output the 16x baud clock if the UART module is enabled. It can be used to support the IrDA codec chip.

18.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

22.2 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

22.2.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 22-1).

By writing the RTCVALH byte, the RTCC Pointer value, the RTCPTR<1:0> bits decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 22-1: RTCVAL REGISTER MAPPING

	RTCC Value Register Window				
	RTCVAL<15:8>	RTCVAL<7:0>			
00	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11	_	YEAR			

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 22-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

TABLE 22-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>			
00	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11	_	_			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes, the ALRMPTR<1:0> value will be decremented. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

22.2.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL1<13>) must be set (see Example 22-1).

Note:	To avoid accidental writes to the timer, it is
	recommended that the RTCWREN bit
	(RCFGCAL1<13>) is kept clear at any
	other time. For the RTCWREN bit to be
	set, there is only one instruction cycle time
	window allowed between the 55h/AA
	sequence and the setting of RTCWREN;
	therefore, it is recommended that code
	follow the procedure in Example 22-1.

22.2.3 SELECTING RTCC CLOCK SOURCE

The clock source for the RTCC module can be selected using the RTCLK<1:0> bits in the RTCPWC register. When the bits are set to '00', the Secondary Oscillator (SOSC) is used as the reference clock and when the bits are '01', LPRC is used as the reference clock. When RTCLK<1:0> = 10 and 11, the external power line (50 Hz and 60 Hz) is used as the clock source.

EXAMPLE 22-1: SETTING THE RTCWREN BIT

```
asm volatile("push w7");
asm volatile("push w8");
asm volatile("disi #5");
asm volatile("mov #0x55, w7");
asm volatile("mov w7, _NVMKEY");
asm volatile("mov #0xAA, w8");
asm volatile("mov w8, _NVMKEY");
asm volatile("bset _RCFGCAL1, #13"); //set the RTCWREN bit
asm volatile("pop w8");
asm volatile("pop w7");
```

REGISTER 24-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

- bit 1 **SAMP:** ADC Sample Enable bit
 - 1 = ADC Sample-and-Hold amplifiers are sampling
 - 0 = ADC Sample-and-Hold amplifiers are holding
- bit 0 DONE: ADC Conversion Status bit
 - 1 = ADC conversion cycle has completed
 - 0 = ADC conversion has not started or is in progress
- Note 1: This bit is only available when extended DMA/buffer features are available (DMAEN = 1).

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	HLSIDL	—	—	—	—	—
						bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
BGVST	IRVST	—	HLVDL3	HLVDL2	HLVDL1	HLVDL0
						bit 0
bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
HLVDEN: Hig	h/Low-Voltage	Detect Power	Enable bit			
1 = HLVD is e	enabled					
	ted: Read as '(۱'				
	D Stop in Idle N	, Jode bit				
1 = Discontin	ues module op	eration when d	levice enters Id	lle mode		
0 = Continue	s module opera	ation in Idle mo	de			
Unimplement	ted: Read as 'd)'				
VDIR: Voltage	e Change Direc	tion Select bit				
1 = Event occ 0 = Event occ	urs when voltag	ge equals or ex ge equals or fa	ceeds trip poir	nt (HLVDL<3:0> oint (HLVDL<3:	>) ()>)	
BGVST: Band	Gap Voltage S	Stable Flag bit			- /	
1 = Indicates that the band gap voltage is stable						
0 = Indicates that the band gap voltage is unstable						
IRVST: Interna	al Reference V	oltage Stable F	lag bit			
1 = Internal re	eference voltag	e is stable; the	High-Voltage D	Detect logic gen	erates the inter	rupt flag at the
0 = Internal r	voltage range	ie is unstable: t	he High-Voltag	e Detect logic y	will not generat	e the interrupt
flag at the	e specified volta	age range and	the HLVD inter	rupt should not	be enabled	
Unimplement	ted: Read as 'd)'				
HLVDL<3:0>:	: High/Low-Volt	age Detection	Limit bits			
1111 = Extern	nal analog inpu	t is used (input	comes from th	ne HLVDIN pin)		
1110 = Trip P	Point $1^{(1)}$					
1101 = Trip P 1100 = Trip P	point $3^{(1)}$					
	0					
•						
• 0100 = Trip P	oint 11(1)					
00xx = Unuse	ed					
	U-0 	U-0R/W-0HLSIDLR/W-0R/W-0BGVSTIRVSTBGVSTIRVSTbitW = Writable IPOR'1' = Bit is setHLVDEN: High/Low-Voltage1 = HLVD is enabled0 = HLVD is disabledUnimplemented: Read as '0HLSIDL: HLVD Stop in Idle N1 = Discontinues module operaUnimplemented: Read as '0VDIR: Voltage Change Direct1 = Event occurs when voltage0 = Event occurs when voltage1 = Indicates that the band g0 = Internal reference voltage1 = Internal reference voltage0 = Internal reference voltage0 = Internal reference voltage0 = Internal reference voltage111 = External analog input1110 = Trip Point 1(1)1100 = Trip Point 1(1)1100 = Trip Point 1(1)1100 = Trip Point 11(1)00xx = Unused	U-0 R/W-0 U-0 — HLSIDL — R/W-0 R/W-0 U-0 BGVST IRVST — bit W = Writable bit — POR '1' = Bit is set — HLVDEN: High/Low-Voltage Detect Power 1 1 = HLVD is enabled 0 0 = HLVD is disabled Unimplemented: Read as '0' HLSIDL: HLVD Stop in Idle Mode bit 1 1 = Discontinues module operation when d 0 0 = Continues module operation in Idle mo Unimplemented: Read as '0' VDIR: Voltage Change Direction Select bit 1 1 = Event occurs when voltage equals or exo 0 0 = Event occurs when voltage equals or fa BGVST: Band Gap Voltage Stable Flag bit 1 = Indicates that the band gap voltage is us 0 = Indicates that the band gap voltage is us 0 = Indicates that the band gap voltage is us 0 = Internal reference voltage stable; the specified voltage range 0 = Internal reference voltage is ustable; the flag at the specified voltage range and Unimplemented: Read as '0' HLVDL<3:0>: High/Low-Voltage Detection 1111 = External analog input is used (input 1110 = Trip Point 3 ⁽¹⁾) 1100 = Trip Point 3 ⁽¹⁾	U-0 R/W-0 U-0 U-0 HLSIDL R/W-0 R/W-0 U-0 R/W-0 BGVST IRVST HLVDL3 bit W = Writable bit U = Unimplen POR '1' = Bit is set '0' = Bit is clear HLVDEN: High/Low-Voltage Detect Power Enable bit 1 1 = HLVD is enabled 0 = HLVD is disabled 0 = HLVD is disabled Unimplemented: Read as '0' HLSIDL: HLVD Stop in Idle Mode bit 1 1 = Discontinues module operation when device enters lood 0 = Continues module operation in Idle mode Unimplemented: Read as '0' VDIR: Voltage Change Direction Select bit 1 = Event occurs when voltage equals or exceeds trip point 0 = Event occurs when voltage equals or falls below trip p BGVST: Band Gap Voltage Stable Flag bit 1 = Indicates that the band gap voltage is unstable IRVST: Internal Reference Voltage Stable Flag bit 1 = Internal reference voltage is unstable; the High-Voltage D specified voltage range 0 = Internal reference voltage is unstable; the High-Voltage D specified voltage range 0 = Internal reference voltage betection Limit bits 1110 = Trip Point 1 ⁽¹⁾ 100 = Trip Point 3 ⁽¹⁾	U-0R/W-0U-0U-0U-0-HLSIDLR/W-0R/W-0U-0R/W-0R/W-0BGVSTIRVST-HLVDL3HLVDL2bitW = Writable bitU = Unimplemented bit, readPOR'1' = Bit is set'0' = Bit is clearedHLVDEN: High/Low-Voltage Detect Power Enable bit1 = HLVD is enabled0 = HLVD is disabledUnimplemented: Read as '0'HLSIDL: HLVD Stop in Idle Mode bit1 = Discontinues module operation when device enters Idle mode0 = Continues module operation in Idle modeUnimplemented: Read as '0'VDIR: Voltage Change Direction Select bit1 = Event occurs when voltage equals or falls below trip point (HLVDL<3:0)	U-0R/W-0U-0U-0U-0U-0-HLSIDLR/W-0R/W-0R/W-0R/W-0R/W-0BGVSTIRVST-HLVDL3HLVDL2bitW = Writable bitU = Unimplemented bit, read as '0' 2 OR'1' = Bit is set'0' = Bit is clearedx = Bit is unknHLVDEN: High/Low-Voltage Detect Power Enable bit1 = HLVD is enabled0 = HLVD is enabledUnimplemented: Read as '0'HLSIDL: HLVD Stop in Idle Mode bit1 = Discontinues module operation when device enters Idle mode0 = Continues module operation when device enters Idle mode0 = Continues module operation select bit1 = Event occurs when voltage equals or exceeds trip point (HLVDL<3:0>)DEGVST: Band Gap Voltage Stable Flag bit1 = Indicates that the band gap voltage is stable0 = Indicates that the band gap voltage is unstableIRVST: Internal Reference Voltage Stable Flag bit1 = Internal reference voltage is stable; the High-Voltage Detect logic will not generat flag at the specified voltage range0 = Internal reference voltage is unstable; the High-Voltage Detect logic will not generat flag at the specified voltage range and the HLVD interrupt should not be enabledUnimplemented: Read as '0'HLVDL<3:0>: High/Low-Voltage Detection Limit bits1110 = Trip Point 1(1)1000 = Trip Point 1(1)1000 = Trip Point 1(1)1000 = Trip Point 1(1)0000 = Trip Point 1(1)0000 = Trip Point 1(1)0000 = Trip Point 1(1)0

REGISTER 28-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER



REGISTER 29-1: CW1: FLASH CONFIGURATION WORD 1 (CONTINUED)

- bit 4 FWPSA: WDT Prescaler Ratio Select bit
 - 1 = Prescaler ratio of 1:128
 - 0 = Prescaler ratio of 1:32
- bit 3-0 WDTPS<3:0>: Watchdog Timer Postscaler Select bits
 - 1111 = 1:32,768 1110 = 1:16,384 1101 **= 1:8,192** 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 **= 1:8** 0010 = 1:4 0001 = 1:2 0000 = 1:1

29.2 On-Chip Voltage Regulator

All PIC24FJ128GA310 family devices power their core digital logic at a nominal 1.8V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24FJ128GA310 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

This regulator is always enabled. It provides a constant voltage (1.8V nominal) to the digital core logic, from a VDD of about 2.1V all the way up to the device's VDDMAX. It does not have the capability to boost VDD levels. In order to prevent "brown-out" conditions when the voltage drops too low for the regulator, the Brown-out Reset occurs. Then the regulator output follows VDD with a typical voltage drop of 300 mV.

A low-ESR capacitor (such as ceramic) must be connected to the VCAP pin (Figure 29-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor (CEFC) is provided in **Section 32.1 "DC Characteristics"**.

FIGURE 29-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



29.2.1 ON-CHIP REGULATOR AND POR

The voltage regulator takes approximately 10 μ s for it to generate output. During this time, designated as TVREG, code execution is disabled. TVREG is applied every time the device resumes operation after any power-down, including Sleep mode. TVREG is determined by the status of the VREGS bit (RCON<8>) and the WDTWINx Configuration bits (CW3<11:10>). Refer to Section 32.0 "Electrical Characteristics" for more information on TVREG.

Note:	For more information, see Section 32.0
	"Electrical Characteristics". The infor-
	mation in this data sheet supersedes the
	information in the FRM.

29.2.2 VOLTAGE REGULATOR STANDBY MODE

The on-chip regulator always consumes a small incremental amount of current over IDD/IPD, including when the device is in Sleep mode, even though the core digital logic does not require power. To provide additional savings in applications where power resources are critical, the regulator can be made to enter Standby mode on its own whenever the device goes into Sleep mode. This feature is controlled by the VREGS bit (RCON<8>). Clearing the VREGS bit enables the Standby mode. When waking up from Standby mode, the regulator needs to wait for TVREG to expire before wake-up.

29.2.3 LOW-VOLTAGE/RETENTION REGULATOR

When power-saving modes, such as Sleep and Deep Sleep are used, PIC24FJ128GA310 family devices may use a separate low-power, low-voltage/retention regulator to power critical circuits. This regulator, which operates at 1.2V nominal, maintains power to data RAM and the RTCC while all other core digital logic is powered down. It operates only in Sleep, Deep Sleep and VBAT modes.

The low-voltage/retention regulator is described in more detail in **Section 10.1.3** "Low-Voltage/Retention **Regulator**".

DC CHARACTERISTICS			Standard Operating Conditions: 2V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions		
	VIL	Input Low Voltage ⁽³⁾							
DI10		I/O Pins with ST Buffer	Vss		0.2 VDD	V			
DI11		I/O Pins with TTL Buffer	Vss		0.15 VDD	V			
DI15		MCLR	Vss		0.2 VDD	V			
DI16		OSCI (XT mode)	Vss		0.2 VDD	V			
DI17		OSCI (HS mode)	Vss		0.2 VDD	V			
DI18		I/O Pins with I ² C™ Buffer	Vss		0.3 VDD	V			
DI19		I/O Pins with SMBus Buffer	Vss		0.8	V	SMBus enabled		
	VIH	Input High Voltage ⁽³⁾							
DI20		I/O Pins with ST Buffer: with Analog Functions, Digital Only	0.8 Vdd 0.8 Vdd		VDD 5.5	V V			
DI21		I/O Pins with TTL Buffer: with Analog Functions, Digital Only	0.25 VDD + 0.8 0.25 VDD + 0.8	_	Vdd 5.5	V V			
DI25		MCLR	0.8 VDD	_	Vdd	V			
DI26		OSCI (XT mode)	0.7 Vdd		Vdd	V			
DI27		OSCI (HS mode)	0.7 Vdd	_	Vdd	V			
DI28		I/O Pins with I ² C™ Buffer: with Analog Functions, Digital Only	0.7 Vdd 0.7 Vdd		Vdd 5.5	V V			
DI29		I/O Pins with SMBus Buffer: with Analog Functions, Digital Only	2.1 2.1		Vdd 5.5	V V	$2.5V \leq V \text{PIN} \leq V \text{DD}$		
DI30	ICNPU	CNxx Pull-up Current	150	290	550	μA	VDD = 3.3V, VPIN = VSS		
DI30A	ICNPD	CNxx Pull-down Current	150	260	550	μA	VDD = 3.3V, VPIN = VDD		
	lı∟	Input Leakage Current ⁽²⁾							
DI50		I/O Ports	_	—	<u>+</u> 1	μA	$Vss \le VPIN \le VDD$, pin at high-impedance		
			—	—	<u>+</u> 1	μA	VSS \leq VPIN \leq 5.5, pin at high-impedance		
DI51		Analog Input Pins	—	—	<u>+</u> 1	μA	$Vss \le VPIN \le VDD,$ pin at high-impedance		
DI55		MCLR	—	—	<u>+</u> 1	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$		
DI56		OSCI/CLKI	_	_	<u>+</u> 1	μA	$VSS \le VPIN \le VDD,$ EC, XT and HS modes		

TABLE 32-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Negative current is defined as current sourced by the pin.

3: Refer to Table 1-4 for I/O pins buffer types.



FIGURE 32-14: SPIX MODULE MASTER MODE TIMING CHARACTERISTICS (CKE = 0)

TABLE 32-34:SPIX MASTER MODE TIMING REQUIREMENTS (CKE = 0)

AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions		
SP10	TscL	SCKx Output Low Time ⁽²⁾	TCY/2	_	_	ns			
SP11	TscH	SCKx Output High Time ⁽²⁾	TCY/2	_	_	ns			
SP20	TscF	SCKx Output Fall Time ⁽³⁾		10	25	ns			
SP21	TscR	SCKx Output Rise Time ⁽³⁾	_	10	25	ns			
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾		10	25	ns			
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾		10	25	ns			
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge			30	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	_	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_	_	ns			

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The minimum clock period for SCKx is 100 ns; therefore, the clock generated in Master mode must not violate this specification.

3: Assumes 50 pF load on all SPIx pins.