



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	667MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DDR, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	-
Voltage - I/O	2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8560px667jb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- MII management interface for control and status
- Programmable CRC generation and checking
- Ability to force allocation of header information and buffer descriptors into L2 cache.
- OCeaN switch fabric
  - Four-port crossbar packet switch
  - Reorders packets from a source based on priorities
  - Reorders packets to bypass blocked packets
  - Implements starvation avoidance algorithms
  - Supports packets with payloads of up to 256 bytes
- Integrated DMA controller
  - Four-channel controller
  - All channels accessible by both the local and remote masters
  - Extended DMA functions (advanced chaining and striding capability)
  - Support for scatter and gather transfers
  - Misaligned transfer capability
  - Interrupt on completed segment, link, list, and error
  - Supports transfers to or from any local memory or I/O port
  - Selectable hardware-enforced coherency (snoop/no-snoop)
  - Ability to start and flow control each DMA channel from external 3-pin interface
  - Ability to launch DMA from single write transaction
- PCI/PCI-X controller
  - PCI 2.2 and PCI-X 1.0 compatible
  - 64- or 32-bit PCI port supports at 16 to 66 MHz
  - 64-bit PCI-X support up to 133 MHz
  - Host and agent mode support
  - 64-bit dual address cycle (DAC) support
  - PCI-X supports multiple split transactions
  - Supports PCI-to-memory and memory-to-PCI streaming
  - Memory prefetching of PCI read accesses
  - Supports posting of processor-to-PCI and PCI-to-memory writes
  - PCI 3.3-V compatible
  - Selectable hardware-enforced coherency
- Power management
  - Fully static 1.2-V CMOS design with 3.3- and 2.5-V I/O
  - Supports power saving modes: doze, nap, and sleep
  - Employs dynamic power management, which automatically minimizes power consumption of blocks when they are idle.

### **Power Characteristics**

Table 6 provides estimated I/O power numbers for each block: DDR, PCI, Local Bus, RapidIO, TSEC, and CPM.

Interface	Parameter	GV <sub>DD</sub> (2.5 V)	OV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (2.5 V)	Units	Notes
DDR I/O	CCB = 200 MHz	0.46	—	—	—	W	1
	CCB = 266 MHz	0.59	_	_	_		
	CCB = 300 MHz	0.66	_	_	_		
	CCB = 333 MHz	0.73	—	—	_		
PCI/PCI-X I/O	32-bit, 33 MHz	—	0.04	—	_	W	2
	32-bit 66 MHz	—	0.07	—	—		
	64-bit, 66 MHz	—	0.14	—	—		
	64-bit, 133 MHz	—	0.25	—	—		
Local Bus I/O	32-bit, 33 MHz	—	0.07	—	_	W	3
	32-bit, 66 MHz	—	0.13	—	—		
	32-bit, 133 MHz	—	0.24	—	—		
	32-bit, 167 MHz	—	0.30	—	_		
RapidIO I/O	500 MHz data rate	—	0.96	—	_	W	4
TSEC I/O	MII	—	—	10	—	mW	5, 6
	GMII, TBI (2.5 V)	—	—	—	40		
	GMII, TBI (3.3 V)	—	—	70	—		
	RGMII, RTBI	—	—	—	40		
CPM-FCC	MII	—	15	—	—	mW	7
	RMII	—	13	—	—		
	HDLC 16 Mbps	—	9	—	—		
	UTOPIA-8 SPHY	—	60	—	—		
	UTOPIA-8 MPHY	—	100	—	—		
	UTOPIA-16 SPHY	—	94	—	—		
	UTOPIA-16 MPHY	_	135	_	_		
CPM-SCC	HDLC 16 Mbps	—	4		—	mW	7

Table 6. Estimated Typical I/O Power Consumption

Parameters	Symbol	Min	Мах	Unit
Supply voltage 2.5 V	LV <sub>DD</sub>	2.37	2.63	V
Output high voltage (LV <sub>DD</sub> = Min, $I_{OH} = -1.0$ mA)	V <sub>OH</sub>	2.00	LV <sub>DD</sub> + 0.3	V
Output low voltage (LV <sub>DD</sub> = Min, $I_{OL}$ = 1.0 mA)	V <sub>OL</sub>	GND – 0.3	0.40	V
Input high voltage	V <sub>IH</sub>	1.70	LV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	-0.3	0.70	V
Input high current ( $V_{IN}$ <sup>1</sup> = $LV_{DD}$ )	Ι <sub>Η</sub>	—	10	μA
Input low current (V <sub>IN</sub> <sup>1</sup> = GND)	IIL	-15	—	μA

Table 20. GMII, MII, RGMII, RTBI, and TBI DC Electrical Characteristics

Note:

1.Note that the symbol  $V_{IN}$ , in this case, represents the LV<sub>IN</sub> symbol referenced in Table 1 and Table 2.

# 7.2 GMII, MII, TBI, RGMII, and RTBI AC Timing Specifications

The AC timing specifications for GMII, MII, TBI, RGMII, and RTBI are presented in this section.

## 7.2.1 GMII AC Timing Specifications

This section describes the GMII transmit and receive AC timing specifications.

## 7.2.1.1 GMII Transmit AC Timing Specifications

Table 21 provides the GMII transmit AC timing specifications.

## Table 21. GMII Transmit AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V  $\pm$  5%, or LV<sub>DD</sub>=2.5V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
GTX_CLK clock period	t <sub>GTX</sub>	—	8.0	—	ns
GTX_CLK duty cycle	t <sub>GTXH</sub> /t <sub>GTX</sub>	40	—	60	%
GMII data TXD[7:0], TX_ER, TX_EN setup time	t <sub>GTKHDV</sub>	2.5	—	—	ns
GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay	t <sub>GTKHDX</sub> <sup>3</sup>	0.5	_	5.0	ns

## 7.2.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

## 7.2.2.1 MII Transmit AC Timing Specifications

Table 23 provides the MII transmit AC timing specifications.

### Table 23. MII Transmit AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V ± 5%, or LV<sub>DD</sub>=2.5V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
TX_CLK clock period 10 Mbps	t <sub>MTX</sub> <sup>2</sup>	—	400	—	ns
TX_CLK clock period 100 Mbps	t <sub>MTX</sub>	—	40	—	ns
TX_CLK duty cycle	t <sub>MTXH</sub> /t <sub>MTX</sub>	35	_	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t <sub>MTKHDX</sub>	1	5	15	ns
TX_CLK data clock rise and fall time	t <sub>MTXR</sub> , t <sub>MTXF</sub> <sup>2,3</sup>	1.0	_	4.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>MTKHDX</sub> symbolizes MII transmit timing (MT) for the time t<sub>MTX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t<sub>MTX</sub> represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.3.Guaranteed by design.

Figure 10 shows the MII transmit AC timing diagram.



Figure 10. MII Transmit AC Timing Diagram

Parameter	Symbol	Min	Мах	Unit
Input high current ( $OV_{DD} = Max, V_{IN}^{1} = 2.1 V$ )	Ι <sub>Η</sub>	—	40	μΑ
Input low current ( $OV_{DD} = Max, V_{IN} = 0.5 V$ )	۱ <sub>۱L</sub>	-600		μA

#### Table 28. MII Management DC Electrical Characteristics (continued)

Note:

1.Note that the symbol V<sub>IN</sub>, in this case, represents the OV<sub>IN</sub> symbol referenced in Table 1 and Table 2.

## 7.3.2 MII Management AC Electrical Specifications

Table 29 provides the MII management AC timing specifications.

### Table 29. MII Management AC Timing Specifications

At recommended operating conditions with  $OV_{DD}$  is 3.3 V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Тур Мах		Notes
MDC frequency	f <sub>MDC</sub>	0.893	—	10.4	MHz	2, 4
MDC period	t <sub>MDC</sub>	96	—	1120	ns	
MDC clock pulse width high	t <sub>MDCH</sub>	32	—	—	ns	
MDC to MDIO valid	t <sub>MDKHDV</sub>			2*[1/(f <sub>ccb_clk</sub> /8)]	ns	3
MDC to MDIO delay	t <sub>MDKHDX</sub>	10	—	2*[1/(f <sub>ccb_clk</sub> /8)]	ns	3
MDIO to MDC setup time	t <sub>MDDVKH</sub>	5	—	—	ns	
MDIO to MDC hold time	t <sub>MDDXKH</sub>	0	—	—	ns	
MDC rise time	t <sub>MDCR</sub>	-	—	10	ns	4
MDC fall time	t <sub>MDHF</sub>	_	—	10	ns	4

#### Notes:

1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>MDKHDX</sub> symbolizes management data timing (MD) for the time t<sub>MDC</sub> from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t<sub>MDDVKH</sub> symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MDC</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2. This parameter is dependent on the CCB clock speed (that is, for a CCB clock of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a CCB clock of 333 MHz, the maximum frequency is 10.4 MHz and the minimum frequency is 1.5 MHz).

3. This parameter is dependent on the CCB clock speed (that is, for a CCB clock of 267 MHz, the delay is 60 ns and for a CCB clock of 333 MHz, the delay is 48 ns).

4. Guaranteed by design.

#### Local Bus

Parameter	POR Configuration	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus clock to output high impedance for LAD/LDP	TSEC2_TXD[6:5] = 00	t <sub>LBKHOZ2</sub>	_	2.5	ns	7, 9
	TSEC2_TXD[6:5] = 11 (default)			3.8		

 Table 31. Local Bus General Timing Parameters—DLL Enabled (continued)

Notes:

1.The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the output (O) going invalid (X) or output hold time.</sub></sub>

2.All timings are in reference to LSYNC\_IN for DLL enabled mode.

3.Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at OV<sub>DD</sub>/2.

4.All signals are measured from  $OV_{DD}/2$  of the rising edge of LSYNC\_IN for DLL enabled to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.

5.Input timings are measured at the pin.

- 6.The value of t<sub>LBOTOT</sub> is defined as the sum of 1/2 or 1 ccb\_clk cycle as programmed by LBCR[AHD], and the number of local bus buffer delays used as programmed at power-on reset with configuration pins TSEC2\_TXD[6:5].
- 7. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

8. Guaranteed by characterization.

9.Guaranteed by design.

Table 32 describes the general timing parameters of the local bus interface of the MPC8560 with the DLL bypassed.

Table 32. Local Bus General Timing Parameters—DLL Bypassed

Parameter	POR Configuration	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	_	t <sub>LBK</sub>	6.0	—	ns	2
Internal launch/capture clock to LCLK delay	—	t <sub>LBKHKT</sub>	2.3	3.9	ns	8
LCLK[n] skew to LCLK[m] or LSYNC_OUT	—	t <sub>LBKSKEW</sub>		150	ps	3, 9
Input setup to local bus clock (except LUPWAIT)	_	t <sub>LBIVKH1</sub>	5.7	—	ns	4, 5
LUPWAIT input setup to local bus clock	_	t <sub>LBIVKH2</sub>	5.6	—	ns	4, 5
Input hold from local bus clock (except LUPWAIT)	_	t <sub>LBIXKH1</sub>	-1.8	—	ns	4, 5
LUPWAIT input hold from local bus clock	_	t <sub>LBIXKH2</sub>	-1.3	—	ns	4, 5
LALE output transition to LAD/LDP output transition (LATCH hold time)	_	t <sub>LBOTOT</sub>	1.5	—	ns	6
Local bus clock to output valid (except LAD/LDP and LALE)	TSEC2_TXD[6:5] = 00	t <sub>LBKLOV1</sub>	_	-0.3	ns	4
	TSEC2_TXD[6:5] = 11 (default)			1.2		

Parameter	POR Configuration	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus clock to data valid for LAD/LDP	TSEC2_TXD[6:5] = 00	t <sub>LBKLOV2</sub>		-0.1	ns	4
	TSEC2_TXD[6:5] = 11 (default)			1.4		
Local bus clock to address valid for LAD	TSEC2_TXD[6:5] = 00	t <sub>LBKLOV3</sub>		0	ns	4
	TSEC2_TXD[6:5] = 11 (default)			1.5		
Local bus clock to LALE assertion		t <sub>LBKHOV4</sub>		0	ns	4
Output hold from local bus clock (except LAD/LDP and LALE)	TSEC2_TXD[6:5] = 00	t <sub>LBKLOX1</sub>	-3.2	—	ns	4
	TSEC2_TXD[6:5] = 11 (default)		-2.3			
Output hold from local bus clock for	TSEC2_TXD[6:5] = 00	t <sub>LBKLOX2</sub>	-3.2	—	ns	4
LAD/LDP	TSEC2_TXD[6:5] = 11 (default)		-2.3			
Local bus clock to output high Impedance	TSEC2_TXD[6:5] = 00	t <sub>LBKLOZ1</sub>	_	0.2	ns	7
(except LAD/LDP and LALE)	TSEC2_TXD[6:5] = 11 (default)			1.5		
Local bus clock to output high impedance	TSEC2_TXD[6:5] = 00	t <sub>LBKLOZ2</sub>	_	0.2	ns	7
	TSEC2_TXD[6:5] = 11 (default)			1.5		

Table 32. Local Bus General	Timing Parameters—DLL B	vpassed (continued)
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

Notes:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(First two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the output (O) going invalid (X) or output hold time.</sub>

2.All timings are in reference to local bus clock for DLL bypass mode. Timings may be negative with respect to the local bus clock because the actual launch and capture of signals is done with the internal launch/capture clock, which precedes LCLK by tLBKHKT.

3.Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at OV<sub>DD</sub>/2.

4.All signals are measured from  $OV_{DD}/2$  of the rising edge of local bus clock for DLL bypass mode to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.

5.Input timings are measured at the pin.

6. The value of t<sub>LBOTOT</sub> is defined as the sum of 1/2 or 1 ccb\_clk cycle as programmed by LBCR[AHD], and the number of local bus buffer delays used as programmed at power-on reset with configuration pins TSEC2\_TXD[6:5].

7.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

8. Guaranteed by characterization.

9. Guaranteed by design.

Characteristic	Symbol	Min	Max	Unit	Notes
Output high voltage (I <sub>OH</sub> = -2.0 mA)	V <sub>OH</sub>	2.4	-	V	1
Output low voltage (I <sub>OL</sub> = 3.2 mA)	V <sub>OL</sub>	_	0.4	V	1

Table 33. CPM DC Electrical Characteristics (continued)

Note:

1. This specification applies to the following pins: PA[0-31], PB[4-31], PC[0-31], and PD[4-31].

2. VIL (max) for the IIC interface is 0.8 V rather than the 1.5 V specified in the IIC standard

## 9.2 CPM AC Timing Specifications

Table 34 and Table 35 provide the CPM input and output AC timing specifications, respectively.

## NOTE: Rise/Fall Time on CPM Input Pins

It is recommended that the rise/fall time on CPM input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of VCC; fall time refers to transitions from 90% to 10% of VCC.

Characteristic	Symbol <sup>2</sup>	Min <sup>3</sup>	Unit
FCC inputs—internal clock (NMSI) input setup time	t <sub>FIIVKH</sub>	6	ns
FCC inputs—internal clock (NMSI) hold time	t <sub>FIIXKH</sub>	0	ns
FCC inputs—external clock (NMSI) input setup time	t <sub>FEIVKH</sub>	2.5	ns
FCC inputs—external clock (NMSI) hold time	t <sub>FEIXKH</sub> b	2	ns
SCC/SPI inputs—internal clock (NMSI) input setup time	t <sub>NIIVKH</sub>	6	ns
SCC/SPI inputs—internal clock (NMSI) input hold time	t <sub>NIIXKH</sub>	0	ns
SCC/SPI inputs—external clock (NMSI) input setup time	t <sub>NEIVKH</sub>	4	ns
SCC/SPI inputs—external clock (NMSI) input hold time	t <sub>NEIXKH</sub>	2	ns
TDM inputs/SI—input setup time	t <sub>TDIVKH</sub>	4	ns
TDM inputs/SI—hold time	t <sub>TDIXKH</sub>	3	ns

Table 34. CPM Input AC Timing Specifications <sup>1</sup>

# 10 JTAG

JTAG

This section describes the AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the MPC8560.

Table 39 provides the JTAG AC timing specifications as defined in Figure 32 through Figure 35.

## Table 39. JTAG AC Timing Specifications (Independent of SYSCLK)<sup>1</sup>

At recommended operating conditions (see Table 2).

Parameter	Symbol <sup>2</sup>	Min	Мах	Unit	Notes
JTAG external clock frequency of operation	f <sub>JTG</sub>	0	33.3	MHz	_
JTAG external clock cycle time	t <sub>JTG</sub>	30	—	ns	_
JTAG external clock pulse width measured at 1.4 V	t <sub>JTKHKL</sub>	15	—	ns	_
JTAG external clock rise and fall times	t <sub>JTGR</sub> & t <sub>JTGF</sub>	0	2	ns	6
TRST assert time	t <sub>TRST</sub>	25	_	ns	3
Input setup times: Boundary-scan data TMS, TDI	t <sub>JTDVKH</sub> t <sub>JTIVKH</sub>	4 0		ns	4
Input hold times: Boundary-scan data TMS, TDI	t <sub>JTDXKH</sub> t <sub>JTIXKH</sub>	20 25	—	ns	4
Valid times: Boundary-scan data TDO	<sup>t</sup> jtkldv <sup>t</sup> jtklov	4 4	20 25	ns	5
Output hold times: Boundary-scan data TDO	<sup>t</sup> jtkldx <sup>t</sup> jtklox		—	ns	5
JTAG external clock to output high impedance: Boundary-scan data TDO	t <sub>jtkldz</sub> t <sub>jtkloz</sub>	3 3	19 9	ns	5, 6

### Notes:

2. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub>

(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example,  $t_{JTDVKH}$  symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{JTDXKH}$  symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{JTDXKH}$  symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.

4.Non-JTAG signal input timing with respect to t<sub>TCLK</sub>.

5.Non-JTAG signal output timing with respect to  $t_{TCLK}$ .

6. Guaranteed by design.

<sup>1.</sup>All outputs are measured from the midpoint voltage of the falling/rising edge of  $t_{TCLK}$  to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50- $\Omega$  load (see Figure 31). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

Figure 35 provides the test access port timing diagram.



Figure 35. Test Access Port Timing Diagram

# 11 I<sup>2</sup>C

I2C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface of the MPC8560.

# 11.1 I<sup>2</sup>C DC Electrical Characteristics

Table 40 provides the DC electrical characteristics for the I<sup>2</sup>C interface of the MPC8560.

## Table 40. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  of 3.3 V  $\pm$  5%.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage level	V <sub>IH</sub>	$0.7\times \text{OV}_{\text{DD}}$	OV <sub>DD</sub> + 0.3	V	_
Input low voltage level	V <sub>IL</sub>	-0.3	$0.3\times\text{OV}_{\text{DD}}$	V	_
Low level output voltage	V <sub>OL</sub>	0	$0.2\times\text{OV}_{\text{DD}}$	V	1
Pulse width of spikes which must be suppressed by the input filter	t <sub>i2KHKL</sub>	0	50	ns	2
Input current each I/O pin (input voltage is between $0.1 \times OV_{DD}$ and $0.9 \times OV_{DD}$ (max)	lj	-10	10	μA	3
Capacitance for each I/O pin	CI	—	10	pF	_

## Notes:

1.Output voltage (open drain or open collector) condition = 3 mA sink current.

2.Refer to the *MPC8560 PowerQUICC III Integrated Communications Processor Preliminary Reference Manual* for information on the digital filter used.

3.I/O pins will obstruct the SDA and SCL lines if  $\text{OV}_{\text{DD}}$  is switched off.

## MPC8560 Integrated Processor Hardware Specifications, Rev. 4.2

52

Table 45. PCI-X A	C Timing Specifications a	at 133 MHz (continued)
-------------------	---------------------------	------------------------

Parameter	Symbol	Min	Max	Unit	Notes
HRESET to PCI-X initialization pattern hold time	t <sub>PCRHIX</sub>	0	50	ns	6, 12

Notes:

1.See the timing measurement conditions in the PCI-X 1.0a Specification.

- 2. Minimum times are measured at the package pin (not the test point). Maximum times are measured with the test point and load circuit.
- 3.Setup time for point-to-point signals applies to REQ and GNT only. All other signals are bused.
- 4.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at the same time.
- 6.Maximum value is also limited by delay to the first transaction (time for HRESET high to first configuration access, t<sub>PCRHFV</sub>). The PCI-X initialization pattern control signals after the rising edge of HRESET must be negated no later than two clocks before the first FRAME and must be floated no later than one clock before FRAME is asserted.
- 7.A PCI-X device is permitted to have the minimum values shown for t<sub>PCKHOV</sub> and t<sub>CYC</sub> only in PCI-X mode. In conventional mode, the device must meet the requirements specified in PCI 2.2 for the appropriate clock frequency.
- 8. Device must meet this specification independent of how many outputs switch simultaneously.
- 9. The timing parameter t<sub>PCIVKH</sub> is a minimum of 1.4 ns rather than the minimum of 1.2 ns in the *PCI-X* 1.0a *Specification.*
- 10. The timing parameter t<sub>PCRHFV</sub> is a minimum of 10 clocks rather than the minimum of 5 clocks in the *PCI-X 1.0a Specification.*
- 11. Guaranteed by characterization.
- 12.Guaranteed by design.

# 13 RapidIO

This section describes the DC and AC electrical specifications for the RapidIO interface of the MPC8560.

## **13.1 RapidIO DC Electrical Characteristics**

RapidIO driver and receiver DC electrical characteristics are provided in Table 46 and Table 47, respectively.

## Table 46. RapidIO 8/16 LP-LVDS Driver DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  of 3.3 V ± 5%.

Characteristic	Symbol	Min	Мах	Unit	Notes
Differential output high voltage	V <sub>OHD</sub>	247	454	mV	1, 2
Differential output low voltage	V <sub>OLD</sub>	-454	-247	mV	1, 2
Differential offset voltage	$\Delta V_{OSD}$	—	50	mV	1,3
Output high common mode voltage	V <sub>OHCM</sub>	1.125	1.375	V	1, 4
Output low common mode voltage	V <sub>OLCM</sub>	1.125	1.375	V	1, 5

The eye pattern for a data signal is generated by making a large number of recordings of the signal and then overlaying the recordings. The number of recordings used to generate the eye shall be large enough that further increasing the number of recordings used does not cause the resulting eye pattern to change from one that complies with the RapidIO transmit mask to one that does not. Each data signal in the interface shall be carrying random or pseudo-random data when the recordings are made. If pseudo-random data is used, the length of the pseudo-random sequence (repeat length) shall be long enough that increasing the length of the sequence does not cause the resulting eye pattern to change from one that complies with the RapidIO transmit mask to one that does not comply with the mask. The data carried by any given data signal in the interface may not be correlated with the data carried by any other data signal in the interface. The zero-crossings of the clock associated with a data signal shall be used as the timing reference for aligning the multiple recordings of the data signal when the recordings are overlaid.

While the method used to make the recordings and overlay them to form the eye pattern is not specified, the method used shall be demonstrably equivalent to the following method. The signal under test is repeatedly recorded with a digital oscilloscope in infinite persistence mode. Each recording is triggered by a zero-crossing of the clock associated with the data signal under test. Roughly half of the recordings are triggered by positive-going clock zero-crossings and roughly half are triggered by negative-going clock zero-crossings. Each recording is at least 1.9 UI in length (to ensure that at least one complete eye is formed) and begins 0.5 UI before the trigger point (0.5 UI before the associated clock zero-crossing). Depending on the length of the individual recordings used to generate the eye pattern, one or more complete eyes will be formed. Regardless of the number of eyes, the eye whose center is immediately to the right of the trigger point is the eye used for compliance testing.

An example of an eye pattern generated using the above method with recordings 3 UI in length is shown in Figure 45. In this example, there is no skew between the signal under test and the associated clock used to trigger the recordings. If skew was present, the eye pattern would be shifted to the left or right relative to the oscilloscope trigger point.



Figure 45. Example Driver Output Eye Pattern

Figure 48 shows the definitions of the data to clock static skew parameter  $t_{SKEW,PAIR}$  and the data valid window parameter DV. The data and frame bits are those that are associated with the clock. The figure applies for all zero-crossings of the clock. All of the signals are differential signals.  $V_D$  represents  $V_{OD}$  for the transmitter and  $V_{ID}$  for the receiver. The center of the eye is defined as the midpoint of the region in which the magnitude of the signal voltage is greater than or equal to the minimum DV voltage.



Figure 48. Data to Clock Skew

Figure 49 shows the definition of the data to data static skew parameter t<sub>DPAIR</sub> and how the skew parameters are applied.



Figure 49. Static Skew Diagram

Package and Pin Listings

# 14 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions.

## 14.1 Package Parameters for the MPC8560 FC-PBGA

The package parameters are as provided in the following list. The package type is  $29 \text{ mm} \times 29 \text{ mm}$ , 783 flip chip plastic ball grid array (FC-PBGA).

Die size	$12.2 \text{ mm} \times 9.5 \text{ mm}$
Package outline	$29 \text{ mm} \times 29 \text{ mm}$
Interconnects	783
Pitch	1 mm
Minimum module height	3.07 mm
Maximum module height	3.75 mm
Solder Balls	62 Sn/36 Pb/2 Ag
Ball diameter (typical)	0.5 mm

Table 54. MPC8560 F	Pinout Listing	(continued)
---------------------	----------------	-------------

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LCS6/DMA_DACK2	P27	0	OV <sub>DD</sub>	1
LCS7/DMA_DDONE2	P28	0	OV <sub>DD</sub>	1
LDP[0:3]	AA27, AA28, T26, P21	I/O	OV <sub>DD</sub>	
LGPL0/LSDA10	U19	0	OV <sub>DD</sub>	5, 9
LGPL1/LSDWE	U22	0	OV <sub>DD</sub>	5, 9
LGPL2/LOE/LSDRAS	V28	0	OV <sub>DD</sub>	8, 9
LGPL3/LSDCAS	V27	0	OV <sub>DD</sub>	5, 9
LGPL4/LGTA/LUPWAIT/ LPBSE	V23	I/O	OV <sub>DD</sub>	22
LGPL5	V22	0	$OV_{DD}$	5, 9
LSYNC_IN	T27	I	OV <sub>DD</sub>	_
LSYNC_OUT	T28	0	OV <sub>DD</sub>	_
LWE[0:1]/LSDDQM[0:1]/LBS [0:1]	AB28, AB27	0	OV <sub>DD</sub>	1, 5, 9
LWE[2:3]/LSDDQM[2:3]/LBS [2:3]	T23, P24	0	OV <sub>DD</sub>	1, 5, 9
	DMA			
DMA_DREQ[0:1]	H5, G4	I	OV <sub>DD</sub>	_
DMA_DACK[0:1]	H6, G5	0	$OV_{DD}$	_
DMA_DDONE[0:1]	H7, G6	0	$OV_{DD}$	-
	Programmable Interrupt Controller			
MCP	AG17	I	$OV_{DD}$	
UDE	AG16	I	OV <sub>DD</sub>	
IRQ[0:7]	AA18, Y18, AB18, AG24, AA21, Y19, AA19, AG25	I	$OV_{DD}$	—
IRQ8	AB20	I	$OV_{DD}$	9
IRQ9/DMA_DREQ3	Y20	I	$OV_{DD}$	1
IRQ10/DMA_DACK3	AF26	I/O	$OV_{DD}$	1
IRQ11/DMA_DDONE3	AH24	I/O	OV <sub>DD</sub>	1
IRQ_OUT	AB21	0	OV <sub>DD</sub>	2, 4
	Ethernet Management Interface			
EC_MDC	F1	0	OV <sub>DD</sub>	5, 9
EC_MDIO	E1	I/O	OV <sub>DD</sub>	

# 15.2 Platform/System PLL Ratio

The platform clock is the clock that drives the L2 cache, the DDR SDRAM data rate, and the e500 core complex bus (CCB), and is also called the CCB clock. The values are determined by the binary value on LA[28:31] at power up, as shown in Table 57.

There is no default for this PLL ratio; these signals must be pulled to the desired values.

Binary Value of LA[28:31] Signals	Ratio Description
0000	16:1 ratio CCB clock: SYSCLK (PCI bus)
0001	Reserved
0010	2:1 ratio CCB clock: SYSCLK (PCI bus)
0011	3:1 ratio CCB clock: SYSCLK (PCI bus)
0100	4:1 ratio CCB clock: SYSCLK (PCI bus)
0101	5:1 ratio CCB clock: SYSCLK (PCI bus)
0110	6:1 ratio CCB clock: SYSCLK (PCI bus)
0111	Reserved
1000	8:1 ratio CCB clock: SYSCLK (PCI bus)
1001	9:1 ratio CCB clock: SYSCLK (PCI bus)
1010	10:1 ratio CCB clock: SYSCLK (PCI bus)
1011	Reserved
1100	12:1 ratio CCB clock: SYSCLK (PCI bus)
1101	Reserved
1110	Reserved
1111	Reserved

## Table 57. CCB Clock Ratio

## 15.3 e500 Core PLL Ratio

Table 58 describes the clock ratio between the e500 core complex bus (CCB) and the e500 core clock. This ratio is determined by the binary value of LALE and LGPL2 at power up, as shown in Table 58.

Table 58.	e500	Core to	ССВ	Ratio
-----------	------	---------	-----	-------

Binary Value of LALE, LGPL2 Signals	Ratio Description
00	2:1 e500 core:CCB
01	5:2 e500 core:CCB
10	3:1 e500 core:CCB
11	7:2 e500 core:CCB

# **17 System Design Information**

This section provides electrical and thermal design recommendations for successful application of the MPC8560.

# 17.1 System Clocking

The MPC8560 includes three PLLs.

- 1. The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in Section 15.2, "Platform/System PLL Ratio."
- 2. The e500 Core PLL generates the core clock as a slave to the platform clock. The frequency ratio between the e500 core clock and the platform clock is selected using the e500 PLL ratio configuration bits as described in Section 15.3, "e500 Core PLL Ratio."
- 3. The CPM PLL is slaved to the platform clock and is used to generate clocks used internally by the CPM block. The ratio between the CPM PLL and the platform clock is fixed and not under user control.

# 17.2 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins (AV<sub>DD</sub>1, AV<sub>DD</sub>2, and AV<sub>DD</sub>3, respectively). The AV<sub>DD</sub> level should always be equivalent to V<sub>DD</sub>, and preferably these voltages will be derived directly from V<sub>DD</sub> through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide three independent filter circuits as illustrated in Figure 58, one to each of the three  $AV_{DD}$  pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific  $AV_{DD}$  pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of the 783 FC-PBGA footprint, without the inductance of vias.

# **17.8 JTAG Configuration Signals**

Boundary-scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the IEEE 1149.1 specification, but is provided on all processors that implement the Power Architecture. The device requires TRST to be asserted during reset conditions to ensure the JTAG boundary logic does not interfere with normal chip operation. While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals, generally systems will assert TRST during the power-on reset flow. Simply tying TRST to HRESET is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP) function.

The COP function of these processors allow a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert HRESET or TRST in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in Figure 60 allows the COP port to independently assert  $\overline{\text{HRESET}}$  or  $\overline{\text{TRST}}$ , while ensuring that the target can drive  $\overline{\text{HRESET}}$  as well.

The COP interface has a standard header, shown in Figure 60, for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.

There is no standardized way to number the COP header; consequently, many different pin numbers have been observed from emulator vendors. Some are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom, while still others number the pins counter clockwise from pin 1 (as with an IC). Regardless of the numbering, the signal placement recommended in Figure 60 is common to all known emulators.



Figure 60. COP Connector Physical Pinout

## 17.8.1 Termination of Unused Signals

If the JTAG interface and COP header will not be used, Freescale recommends the following connections:

- TRST should be tied to HRESET through a 0 k $\Omega$  isolation resistor so that it is asserted when the system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in Figure 61. If this is not possible, the isolation resistor will allow future access to TRST in case a JTAG interface may need to be wired onto the system in future debug situations.
- Tie TCK to  $OV_{DD}$  through a 10 k $\Omega$  resistor. This will prevent TCK from changing state and reading incorrect data into the device.
- No connection is required for TDI, TMS, or TDO.

#### System Design Information



#### Notes:

- 1. The COP port and target board should be able to independently assert HRESET and TRST to the processor in order to fully control the processor as shown here.
- 2. Populate this with a 10  $\Omega$  resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- This switch is included as a precaution for BSDL testing. The switch should be open during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed or removed.
- 6. Asserting SRESET causes a machine check interrupt to the e500 core.

### Figure 61. JTAG Interface Connection