# E·XFL

## NXP USA Inc. - KMPC8560PX667LB Datasheet



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	667MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DDR, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	-
Voltage - I/O	2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	783-BFBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8560px667lb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Contiguous or discontiguous memory mapping
- Read-modify-write support for RapidIO atomic increment, decrement, set, and clear transactions
- Sleep mode support for self refresh SDRAM
- Supports auto refreshing
- On-the-fly power management using CKE signal
- Registered DIMM support
- Fast memory access via JTAG port
- 2.5-V SSTL2 compatible I/O
- RapidIO interface unit
  - 8-bit RapidIO I/O and messaging protocols
  - Source-synchronous double data rate (DDR) interfaces
  - Supports small type systems (small domain, 8-bit device ID)
  - Supports four priority levels (ordering within a level)
  - Reordering across priority levels
  - Maximum data payload of 256 bytes per packet
  - Packet pacing support at the physical layer
  - CRC protection for packets
  - Supports atomic operations increment, decrement, set, and clear
  - LVDS signaling
- RapidIO-compliant message unit
  - One inbound data message structure (inbox)
  - One outbound data message structure (outbox)
  - Supports chaining and direct modes in the outbox
  - Support of up to 16 packets per message
  - Support of up to 256 bytes per packet and up to 4 Kbytes of data per message
  - Supports one inbound doorbell message structure
- Programmable interrupt controller (PIC)
  - Programming model is compliant with the OpenPIC architecture
  - Supports 16 programmable interrupt and processor task priority levels
  - Supports 12 discrete external interrupts
  - Supports 4 message interrupts with 32-bit messages
  - Supports connection of an external interrupt controller such as the 8259 programmable interrupt controller
  - Four global high resolution timers/counters that can generate interrupts
  - Supports 22 other internal interrupt sources
  - Supports fully nested interrupt delivery
  - Interrupts can be routed to external pin for external processing

#### Overview

- Interrupts can be routed to the e500 core's standard or critical interrupt inputs
- Interrupt summary registers allow fast identification of interrupt source
- I<sup>2</sup>C controller
  - Two-wire interface
  - Multiple master support
  - Master or slave I<sup>2</sup>C mode support
  - On-chip digital filtering rejects spikes on the bus
- Boot sequencer
  - Optionally loads configuration data from serial ROM at reset via the I<sup>2</sup>C interface
  - Can be used to initialize configuration registers and/or memory
  - Supports extended I<sup>2</sup>C addressing mode
  - Data integrity checked with preamble signature and CRC
- Local bus controller (LBC)
  - Multiplexed 32-bit address and data operating at up to 166 MHz
  - Eight chip selects support eight external slaves
  - Up to eight-beat burst transfers
  - The 32-, 16-, and 8-bit port sizes are controlled by an on-chip memory controller
  - Three protocol engines available on a per chip select basis:
    - General purpose chip select machine (GPCM)
    - Three user programmable machines (UPMs)
    - Dedicated single data rate SDRAM controller
  - Parity support
  - Default boot ROM chip select with configurable bus width (8-,16-, or 32-bit)
- Two three-speed (10/100/1Gb) Ethernet controllers (TSECs)
  - Dual IEEE 802.3, 802.3u, 802.3x, 802.3z, 802.3ac, 802.3ab compliant controllers
  - Support for different Ethernet physical interfaces:
    - 10/100/1Gb Mbps IEEE 802.3 GMII
    - 10/100 Mbps IEEE 802.3 MII
    - 10 Mbps IEEE 802.3 MII
    - 1000 Mbps IEEE 802.3z TBI
    - 10/100/1Gb Mbps RGMII/RTBI
  - Full- and half-duplex support
  - Buffer descriptors are backward compatible with MPC8260 and MPC860T 10/100 programming models
  - 9.6-Kbyte jumbo frame support
  - RMON statistics support
  - 2-Kbyte internal transmit and receive FIFOs

Characteristic		Symbol	Max Value	Unit	Notes
DDR DRAM I/O voltage		GV <sub>DD</sub>	-0.3 to 3.63	V	—
Three-speed Ethernet I/O voltage		LV <sub>DD</sub> -0.3 to 3.63 -0.3 to 2.75		V	—
CPM, PCI/PCI-X, local bus, RapidIO, 10/100 Ethernet,MII management, DUART, system control and power management, I <sup>2</sup> C, and JTAG I/O voltage		OV <sub>DD</sub>	-0.3 to 3.63	V	3
Input voltage	DDR DRAM signals	MV <sub>IN</sub>	–0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 5
	DDR DRAM reference	MV <sub>REF</sub>	–0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 5
	Three-speed Ethernet signals	LV <sub>IN</sub>	–0.3 to (LV <sub>DD</sub> + 0.3)	V	4, 5
	CPM, Local bus, RapidIO, 10/100 Ethernet, SYSCLK, system control and power management, I <sup>2</sup> C, and JTAG signals	OV <sub>IN</sub>	-0.3 to (OV <sub>DD</sub> + 0.3)	V	5
	PCI/PCI-X	OV <sub>IN</sub>	-0.3 to (OV <sub>DD</sub> + 0.3)	V	6
Storage temperature range		T <sub>STG</sub>	–55 to 150	°C	_

## Table 1. Absolute Maximum Ratings <sup>1</sup> (continued)

### Notes:

- 1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- Caution: MV<sub>IN</sub> must not exceed GV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 3. **Caution:** OV<sub>IN</sub> must not exceed OV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 4. **Caution:** LV<sub>IN</sub> must not exceed LV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 5. (M,L,O)VIN and MVREF may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.
- 6. OV<sub>IN</sub> on the PCI interface may overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 3.

## 2.1.2 Power Sequencing

The MPC8560 requires its power rails to be applied in a specific sequence in order to ensure proper device operation. These requirements are as follows for power up:

- 1.  $V_{DD}$ ,  $AV_{DD}$
- 2. GV<sub>DD</sub>, LV<sub>DD</sub>, OV<sub>DD</sub> (I/O supplies)

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90 percent of their value before the voltage rails on the current step reach 10 percent of theirs.

#### **Electrical Characteristics**

Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8560 for the 3.3-V signals, respectively.



Figure 3. Maximum AC Waveforms on PCI interface for 3.3-V Signaling

# 2.1.4 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Driver Type	Programmable Output Impedance (Ω)	Supply Voltage	Notes
Local bus interface utilities signals	25	OV <sub>DD</sub> = 3.3 V	1
	42 (default)		
PCI signals	25		2
	42 (default)		
DDR signal	20	GV <sub>DD</sub> = 2.5 V	_
CPM PA, PB, PC, and PD signals	42	OV <sub>DD</sub> = 3.3 V	_
TSEC/10/100 signals	42	LV <sub>DD</sub> = 2.5/3.3 V	_
DUART, system control, I2C, JTAG	42	OV <sub>DD</sub> = 3.3 V	_
RapidIO N/A (LVDS signaling)	N/A		_

 Table 3. Output Drive Capability

Notes:

1. The drive strength of the local bus interface is determined by the configuration of the appropriate bits in PORIMPSCR.

2. The drive strength of the PCI interface is determined by the setting of the PCI\_GNT1 signal at reset.

# 4.2 TSEC Gigabit Reference Clock Timing

Table 7 provides the TSEC gigabit reference clock (EC\_GTX\_CLK125) AC timing specifications for the MPC8560.

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
EC_GTX_CLK125 frequency	f <sub>G125</sub>	_	125		MHz	
EC_GTX_CLK125 cycle time	t <sub>G125</sub>	—	8		ns	
EC_GTX_CLK125 rise and fall time LV <sub>DD</sub> =2.5 LV <sub>DD</sub> =3.3	t <sub>G125R</sub> , t <sub>G125F</sub>	_	_	0.75 1	ns	2
EC_GTX_CLK125 duty cycle GMII, TBI RGMII, RTBI	t <sub>G125H</sub> /t <sub>G125</sub>	45 47	_	55 53	%	1, 3

Table 8. EC_GTX_	CLK125 AC Timing	Specifications
------------------	------------------	----------------

### Notes:

1. Timing is guaranteed by design and characterization.

2. Rise and fall times for EC\_GTX\_CLK125 are measured from 0.5V and 2.0V for LV<sub>DD</sub>=2.5V, and from 0.6 and 2.7V for LV<sub>DD</sub>=3.3V.

3. EC\_GTX\_CLK125 is used to generate GTX clock for TSEC transmitter with 2% degradation EC\_GTX\_CLK125 duty cycle can be loosened from 47/53% as long as PHY device can tolerate the duty cycle generated by GTX\_CLK of TSEC.

# 4.3 RapidIO Transmit Clock Input Timing

Table 9 provides the RapidIO transmit clock input (RIO\_TX\_CLK\_IN) AC timing specifications for the MPC8560.

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
RIO_TX_CLK_IN frequency	f <sub>RCLK</sub>	125	_	_	MHz	—
RIO_TX_CLK_IN cycle time	t <sub>RCLK</sub>	_	_	8	ns	—
RIO_TX_CLK_IN duty cycle	t <sub>RCLKH</sub> /t <sub>RCLK</sub>	48	—	52	%	1

Table 9. RIO\_TX\_CLK\_IN AC Timing Specifications

### Notes:

1. Requires ±100 ppm long term frequency stability. Timing is guaranteed by design and characterization.

# 7.2.3 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.

## 7.2.3.1 TBI Transmit AC Timing Specifications

Table 25 provides the TBI transmit AC timing specifications.

## Table 25. TBI Transmit AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V ± 5%, or LV<sub>DD</sub>=2.5V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
GTX_CLK clock period	t <sub>TTX</sub>	—	8.0	_	ns
GTX_CLK duty cycle	t <sub>TTXH</sub> /t <sub>TTX</sub>	40	—	60	%
TCG[9:0] setup time GTX_CLK going high	t <sub>TTKHDV</sub>	2.0	—	_	ns
TCG[9:0] hold time from GTX_CLK going high	t <sub>TTKHDX</sub>	1.0	—	_	ns
GTX_CLK clock rise and fall time	t <sub>TTXR</sub> , t <sub>TTXF</sub> <sup>2,3</sup>		—	1.0	ns

Notes:

1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state

)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>TTKHDV</sub> symbolizes the TBI transmit timing (TT) with respect to the time from t<sub>TTX</sub> (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also, t<sub>TTKHDX</sub> symbolizes the TBI transmit timing (TT) with respect to the time from t<sub>TTX</sub> (K) going high (H) until the referenced data signals (D) reach the valid state (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>TTX</sub> represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3.Guaranteed by design.

Figure 12 shows the TBI transmit AC timing diagram.



Figure 12. TBI Transmit AC Timing Diagram

# 7.2.4 RGMII and RTBI AC Timing Specifications

Table 27 presents the RGMII and RTBI AC timing specifications.

## Table 27. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with  $LV_{DD}$  of 2.5 V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
Data to clock output skew (at transmitter)	t <sub>SKRGT</sub> 5	-500	0	500	ps
Data to clock input skew (at receiver) <sup>2</sup>	<sup>t</sup> skrgt	1.0	_	2.8	ns
Clock period <sup>3</sup>	t <sub>RGT</sub> <sup>6</sup>	7.2	8.0	8.8	ns
Duty cycle for 1000Base-T <sup>4</sup>	t <sub>RGTH</sub> /t <sub>RGT</sub> 6	45	50	55	%
Duty cycle for 10BASE-T and 100BASE-TX <sup>3</sup>	t <sub>RGTH</sub> /t <sub>RGT</sub> <sup>6</sup>	40	50	60	%
Rise and fall time	t <sub>RGTR</sub> , t <sub>RGTF</sub> <sup>6,7</sup>	_	_	0.75	ns

Notes:

1.Note that, in general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t<sub>RGT</sub> represents the TBI (T) receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).

2. The RGMII specification requires that PC board designer add 1.5 ns or greater in trace delay to the RX\_CLK in order to meet this specification. However, as stated above, this device will function with only 1.0 ns of delay.

3.For 10 and 100 Mbps,  $t_{RGT}$  scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.

4.Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t<sub>RGT</sub> of the lowest speed transitioned between.

5.Guaranteed by characterization.

6.Guaranteed by design.

7.Signal timings are measured at 0.5 V and 2.0 V voltage levels.

### Local Bus

Figure 16 provides the AC test load for the local bus.



Figure 16. Local Bus AC Test Load

Figure 17 through Figure 22 show the local bus signals.



Figure 17. Local Bus Signals, Nonspecial Signals Only (DLL Enabled)

# Table 36 shows CPM I<sup>2</sup>C AC Timing.

Table	36.	СРМ	I <sup>2</sup> C	AC	Timina
Iabio		<b>v</b>			g

Characteristic	Symbol	Min	Мах	Unit
SCL clock frequency (slave)	f <sub>SCL</sub>	0	F <sub>MAX</sub> <sup>1</sup>	Hz
SCL clock frequency (master)	f <sub>SCL</sub>	BRGCLK/16512	BRGCLK/48	Hz
Bus free time between transmissions	t <sub>SDHDL</sub>	1/(2.2 * f <sub>SCL</sub> )	—	S
Low period of SCL	t <sub>SCLCH</sub>	1/(2.2 * f <sub>SCL</sub> )	—	S
High period of SCL	t <sub>SCHCL</sub>	1/(2.2 * f <sub>SCL</sub> )	_	S
Start condition setup time <sup>2</sup>	t <sub>SCHDL</sub>	2/(divider * f <sub>SCL</sub> )	_	S
Start condition hold time <sup>2</sup>	t <sub>SDLCL</sub>	3/(divider * f <sub>SCL</sub> )	_	S
Data hold time <sup>2</sup>	t <sub>SCLDX</sub>	2/(divider * f <sub>SCL</sub> )	_	S
Data setup time <sup>2</sup>	t <sub>SDVCH</sub>	3/(divider * f <sub>SCL</sub> )	—	S
SDA/SCL rise time	t <sub>SRISE</sub>	—	1/(10 * f <sub>SCL</sub> )	S
SDA/SCL fall time	t <sub>SFALL</sub>	_	1/(33 * f <sub>SCL</sub> )	S
Stop condition setup time	t <sub>SCHDH</sub>	2/(divider * f <sub>SCL</sub> )	—	S

Notes:

1.F<sub>MAX</sub> = BRGCLK/(min\_divider\*prescaler). Where prescaler=25-I2MODE[PDIV]; and min\_divider=12 if digital filter disabled and 18 if enabled.

Example #1: if I2MODE[PDIV]=11 (prescaler=4) and I2MODE[FLT]=0 (digital filter disabled) then FMAX=BRGCLK/48

Example #2: if I2MODE[PDIV]=00 (prescaler=32) and I2MODE[FLT]=1 (digital filter enabled) then FMAX=BRGCLK/576

2.divider =  $f_{SCL}$ /prescaler.

In master mode: divider = BRGCLK/(f<sub>SCL</sub>\*prescaler) = 2\*(I2BRG[DIV]+3) In slave mode: divider = BRGCLK/(f<sub>SCL</sub>\*prescaler)

Figure 30 is a a diagram of CPM I<sup>2</sup>C Bus Timing.



Figure 30. CPM I<sup>2</sup>C Bus Timing Diagram

# 10 JTAG

JTAG

This section describes the AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the MPC8560.

Table 39 provides the JTAG AC timing specifications as defined in Figure 32 through Figure 35.

## Table 39. JTAG AC Timing Specifications (Independent of SYSCLK)<sup>1</sup>

At recommended operating conditions (see Table 2).

Parameter	Symbol <sup>2</sup>	Min	Мах	Unit	Notes
JTAG external clock frequency of operation	f <sub>JTG</sub>	0	33.3	MHz	_
JTAG external clock cycle time	t <sub>JTG</sub>	30	—	ns	_
JTAG external clock pulse width measured at 1.4 V	t <sub>JTKHKL</sub>	15	—	ns	_
JTAG external clock rise and fall times	t <sub>JTGR</sub> & t <sub>JTGF</sub>	0	2	ns	6
TRST assert time	t <sub>TRST</sub>	25	_	ns	3
Input setup times: Boundary-scan data TMS, TDI	t <sub>JTDVKH</sub> t <sub>JTIVKH</sub>	4 0		ns	4
Input hold times: Boundary-scan data TMS, TDI	t <sub>JTDXKH</sub> t <sub>JTIXKH</sub>	20 25		ns	4
Valid times: Boundary-scan data TDO	<sup>t</sup> jtkldv <sup>t</sup> jtklov	4 4	20 25	ns	5
Output hold times: Boundary-scan data TDO	<sup>t</sup> jtkldx <sup>t</sup> jtklox		—	ns	5
JTAG external clock to output high impedance: Boundary-scan data TDO	t <sub>jtkldz</sub> t <sub>jtkloz</sub>	3 3	19 9	ns	5, 6

## Notes:

2. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub>

(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example,  $t_{JTDVKH}$  symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{JTDXKH}$  symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{JTDXKH}$  symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.

4.Non-JTAG signal input timing with respect to t<sub>TCLK</sub>.

5.Non-JTAG signal output timing with respect to  $t_{TCLK}$ .

6. Guaranteed by design.

<sup>1.</sup>All outputs are measured from the midpoint voltage of the falling/rising edge of  $t_{TCLK}$  to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50- $\Omega$  load (see Figure 31). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

### PCI/PCI-X

Figure 37 shows the AC timing diagram for the  $I^2C$  bus.



Figure 37. I<sup>2</sup>C Bus AC Timing Diagram

# 12 PCI/PCI-X

This section describes the DC and AC electrical specifications for the PCI/PCI-X bus of the MPC8560.

# **12.1 PCI/PCI-X DC Electrical Characteristics**

Table 42 provides the DC electrical characteristics for the PCI/PCI-X interface of the MPC8560.

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current $(V_{IN}^2 = 0 V \text{ or } V_{IN} = V_{DD})$	I <sub>IN</sub>	—	±5	μA
High-level output voltage ( $OV_{DD} = min, I_{OH} = -100 \mu A$ )	V <sub>OH</sub>	OV <sub>DD</sub> - 0.2	—	V
Low-level output voltage (OV <sub>DD</sub> = min, I <sub>OL</sub> = 100 μA)	V <sub>OL</sub>	—	0.2	V

Table 42. PCI/PCI-X DC Electrical Characteristics <sup>1</sup>

## Notes:

1.Ranges listed do not meet the full range of the DC specifications of the *PCI 2.2 Local Bus Specifications*. 2.Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

### PCI/PCI-X

Figure 16 provides the AC test load for PCI and PCI-X.



Figure 38. PCI/PCI-X AC Test Load

Figure 39 shows the PCI/PCI-X input AC timing conditions.



Figure 39. PCI-PCI-X Input AC Timing Measurement Conditions

Figure 40 shows the PCI/PCI-X output AC timing conditions.



Figure 40. PCI-PCI-X Output AC Timing Measurement Condition

Table 44 provides the PCI-X AC timing specifications at 66 MHz.

Table 44. PCI-X AC Timing Specifications at 66 MHz

Parameter	Symbol	Min	Max	Unit	Notes
SYSCLK to signal valid delay	<sup>t</sup> PCKHOV	_	3.8	ns	1, 2, 3, 7, 8
Output hold from SYSCLK	t <sub>PCKHOX</sub>	0.7	_	ns	1, 10
SYSCLK to output high impedance	t <sub>PCKHOZ</sub>	_	7	ns	1, 4, 8, 11
Input setup time to SYSCLK	t <sub>PCIVKH</sub>	1.7	_	ns	3, 5
Input hold time from SYSCLK	t <sub>PCIXKH</sub>	0.5	_	ns	10
REQ64 to HRESET setup time	t <sub>PCRVRH</sub>	10	_	clocks	11
HRESET to REQ64 hold time	t <sub>PCRHRX</sub>	0	50	ns	11
HRESET high to first FRAME assertion	t <sub>PCRHFV</sub>	10	_	clocks	9, 11

Table 45. PCI-X A	C Timing Specifications a	at 133 MHz (continued)
-------------------	---------------------------	------------------------

Parameter	Symbol	Min	Max	Unit	Notes
HRESET to PCI-X initialization pattern hold time	t <sub>PCRHIX</sub>	0	50	ns	6, 12

Notes:

1.See the timing measurement conditions in the PCI-X 1.0a Specification.

- 2. Minimum times are measured at the package pin (not the test point). Maximum times are measured with the test point and load circuit.
- 3.Setup time for point-to-point signals applies to REQ and GNT only. All other signals are bused.
- 4.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at the same time.
- 6.Maximum value is also limited by delay to the first transaction (time for HRESET high to first configuration access, t<sub>PCRHFV</sub>). The PCI-X initialization pattern control signals after the rising edge of HRESET must be negated no later than two clocks before the first FRAME and must be floated no later than one clock before FRAME is asserted.
- 7.A PCI-X device is permitted to have the minimum values shown for t<sub>PCKHOV</sub> and t<sub>CYC</sub> only in PCI-X mode. In conventional mode, the device must meet the requirements specified in PCI 2.2 for the appropriate clock frequency.
- 8. Device must meet this specification independent of how many outputs switch simultaneously.
- 9. The timing parameter t<sub>PCIVKH</sub> is a minimum of 1.4 ns rather than the minimum of 1.2 ns in the *PCI-X* 1.0a *Specification.*
- 10. The timing parameter t<sub>PCRHFV</sub> is a minimum of 10 clocks rather than the minimum of 5 clocks in the *PCI-X 1.0a Specification.*
- 11. Guaranteed by characterization.
- 12.Guaranteed by design.

# 13 RapidIO

This section describes the DC and AC electrical specifications for the RapidIO interface of the MPC8560.

# **13.1 RapidIO DC Electrical Characteristics**

RapidIO driver and receiver DC electrical characteristics are provided in Table 46 and Table 47, respectively.

## Table 46. RapidIO 8/16 LP-LVDS Driver DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  of 3.3 V ± 5%.

Characteristic	Symbol	Min	Мах	Unit	Notes
Differential output high voltage	V <sub>OHD</sub>	247	454	mV	1, 2
Differential output low voltage	V <sub>OLD</sub>	-454	-247	mV	1, 2
Differential offset voltage	$\Delta V_{OSD}$	—	50	mV	1,3
Output high common mode voltage	V <sub>OHCM</sub>	1.125	1.375	V	1, 4
Output low common mode voltage	V <sub>OLCM</sub>	1.125	1.375	V	1, 5

The eye pattern for a data signal is generated by making a large number of recordings of the signal and then overlaying the recordings. The number of recordings used to generate the eye shall be large enough that further increasing the number of recordings used does not cause the resulting eye pattern to change from one that complies with the RapidIO transmit mask to one that does not. Each data signal in the interface shall be carrying random or pseudo-random data when the recordings are made. If pseudo-random data is used, the length of the pseudo-random sequence (repeat length) shall be long enough that increasing the length of the sequence does not cause the resulting eye pattern to change from one that complies with the RapidIO transmit mask to one that does not comply with the mask. The data carried by any given data signal in the interface may not be correlated with the data carried by any other data signal in the interface. The zero-crossings of the clock associated with a data signal shall be used as the timing reference for aligning the multiple recordings of the data signal when the recordings are overlaid.

While the method used to make the recordings and overlay them to form the eye pattern is not specified, the method used shall be demonstrably equivalent to the following method. The signal under test is repeatedly recorded with a digital oscilloscope in infinite persistence mode. Each recording is triggered by a zero-crossing of the clock associated with the data signal under test. Roughly half of the recordings are triggered by positive-going clock zero-crossings and roughly half are triggered by negative-going clock zero-crossings. Each recording is at least 1.9 UI in length (to ensure that at least one complete eye is formed) and begins 0.5 UI before the trigger point (0.5 UI before the associated clock zero-crossing). Depending on the length of the individual recordings used to generate the eye pattern, one or more complete eyes will be formed. Regardless of the number of eyes, the eye whose center is immediately to the right of the trigger point is the eye used for compliance testing.

An example of an eye pattern generated using the above method with recordings 3 UI in length is shown in Figure 45. In this example, there is no skew between the signal under test and the associated clock used to trigger the recordings. If skew was present, the eye pattern would be shifted to the left or right relative to the oscilloscope trigger point.



Figure 45. Example Driver Output Eye Pattern

Figure 48 shows the definitions of the data to clock static skew parameter  $t_{SKEW,PAIR}$  and the data valid window parameter DV. The data and frame bits are those that are associated with the clock. The figure applies for all zero-crossings of the clock. All of the signals are differential signals.  $V_D$  represents  $V_{OD}$  for the transmitter and  $V_{ID}$  for the receiver. The center of the eye is defined as the midpoint of the region in which the magnitude of the signal voltage is greater than or equal to the minimum DV voltage.



Figure 48. Data to Clock Skew

Figure 49 shows the definition of the data to data static skew parameter t<sub>DPAIR</sub> and how the skew parameters are applied.



Figure 49. Static Skew Diagram

Package and Pin Listings

Table 54	. MPC8560	Pinout	Listing	(continued)	)
----------	-----------	--------	---------	-------------	---

Signal	Pin Type	Power Supply	Notes						
DDR SDRAM Memory Interface									
MDQ[0:63]	I/O	GV <sub>DD</sub>	_						
MECC[0:7]	N20, M20, L19, E19, C21, A21, G19, A19	I/O	$\mathrm{GV}_\mathrm{DD}$	_					
MDM[0:8]	L24, H28, F24, L21, E18, E16, G14, B13, M19	0	GV <sub>DD</sub>	-					
MDQS[0:8]	L26, J25, D25, A22, H18, F16, F14, C13, C20	I/O	GV <sub>DD</sub>	_					
MBA[0:1]	B18, B19	0	GV <sub>DD</sub>	_					
MA[0:14]	MA[0:14] N19, B21, F21, K21, M21, C23, A23, B24, H23, G24, K19, B25, D27, J14, J13		GV <sub>DD</sub>	-					
MWE	D17	0	GV <sub>DD</sub>	_					
MRAS	F17	0	GV <sub>DD</sub>	_					
MCAS	J16	0	GV <sub>DD</sub>	_					
MCS[0:3]	H16, G16, J15, H15	0	GV <sub>DD</sub>	_					
MCKE[0:1]	E26, E28	0	GV <sub>DD</sub>	11					
MCK[0:5]	J20, H25, A15, D20, F28, K14	0	GV <sub>DD</sub>	_					
MCK[0:5]	F20, G27, B15, E20, F27, L14	0	GV <sub>DD</sub>	_					
MSYNC_IN	M28	I	GV <sub>DD</sub>	_					
MSYNC_OUT	N28	0	GV <sub>DD</sub>	_					
	Local Bus Controller Interface								
LA[27]	U18	0	OV <sub>DD</sub>	5, 9					
LA[28:31]	T18, T19, T20, T21	0	OV <sub>DD</sub>	7, 9					
LAD[0:31]	AD26, AD27, AD28, AC26, AC27, AC28, AA22, AA23, AA26, Y21, Y22, Y26, W20, W22, W26, V19, T22, R24, R23, R22, R21, R18, P26, P25, P20, P19, P18, N22, N23, N24, N25, N26	I/O	OV <sub>DD</sub>	_					
LALE	V21	0	OV <sub>DD</sub>	8, 9					
LBCTL	V20	0	OV <sub>DD</sub>	9					
LCKE	U23	0	OV <sub>DD</sub>	—					
LCLK[0:2]	U27, U28, V18	0	OV <sub>DD</sub>	_					
LCS[0:4]	Y27, Y28, W27, W28, R27	0	OV <sub>DD</sub>	18					
LCS5/DMA_DREQ2	R28	I/O	OV <sub>DD</sub>	1					

```
Thermal
```

# **15.4 Frequency Options**

Table 59 shows the expected frequency values for the platform frequency when using a CCB to SYSCLK ratio in comparison to the memory bus speed.

CCB to SYSCLK Ratio	SYSCLK (MHz)								
	16.67	25	33.33	41.63	66.67	83	100	111	133.33
				Platform/0	CCB Freque	ency (MHz)			
2							200	222	267
3					200	250	300	333	
4					267	333			-
5				208	333		-		
6			200	250		-			
8		200	267	333					
9		225	300		_				
10		250	333						
12	200	300		_					
16	267		-						

Table 59. Frequency Options with Respect to Memory Bus Speeds

# 16 Thermal

This section describes the thermal specifications of the MPC8560.

# **16.1 Thermal Characteristics**

Table 60 provides the package thermal characteristics for the MPC8560.

 Table 60. Package Thermal Characteristics

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient Natural Convection on four layer board (2s2p)	R <sub>θJMA</sub>	16	°C/W	1, 2
Junction-to-ambient (@100 ft/min or 0.5 m/s) on four layer board (2s2p)	$R_{ extsf{ heta}JMA}$	14	°C/W	1, 2
Junction-to-ambient (@200 ft/min or 1 m/s) on four layer board (2s2p)	$R_{ extsf{ heta}JMA}$	12	°C/W	1, 2
Junction-to-board thermal	$R_{\theta JB}$	7.5	°C/W	3







The system board designer can choose between several types of thermal interface. There are several commercially-available thermal interfaces provided by the following vendors:

Chomerics, Inc.	781-935-4850
77 Dragon Ct.	
Woburn, MA 01888-4014	
Internet: www.chomerics.com	
Dow-Corning Corporation	800-248-2481
Dow-Corning Electronic Materials	
2200 W. Salzburg Rd.	
Midland, MI 48686-0997	
Internet: www.dowcorning.com	
Shin-Etsu MicroSi, Inc.	888-642-7674
10028 S. 51st St.	
Phoenix, AZ 85044	
Internet: www.microsi.com	
The Bergquist Company	800-347-4572
18930 West 78 <sup>th</sup> St.	
Chanhassen, MN 55317	
Internet: www.bergquistcompany.com	

# **17.6 Configuration Pin Muxing**

The MPC8560 provides the user with power-on configuration options which can be set through the use of external pull-up or pull-down resistors of 4.7 k $\Omega$  on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While  $\overline{\text{HRESET}}$  is asserted however, these pins are treated as inputs. The value presented on these pins while  $\overline{\text{HRESET}}$  is asserted, is latched when  $\overline{\text{HRESET}}$  deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Most of these sampled configuration pins are equipped with an on-chip gated resistor of approximately 20 k $\Omega$ . This value should permit the 4.7-k $\Omega$  resistor to pull the configuration pin to a valid logic low level. The pull-up resistor is enabled only during  $\overline{\text{HRESET}}$  (and for platform/system clocks after  $\overline{\text{HRESET}}$  deassertion to ensure capture of the reset value). When the input receiver is disabled the pull-up is also, thus allowing functional operation of the pin as an output with minimal signal quality or delay disruption. The default value for all configuration bits treated this way has been encoded such that a high voltage level puts the device into the default state and external resistors are needed only when non-default settings are required by the user.

Careful board layout with stubless connections to these pull-down resistors coupled with the large value of the pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

The platform PLL ratio and e500 PLL ratio configuration pins are not equipped with these default pull-up devices.

# **17.7 Pull-Up Resistor Requirements**

The MPC8560 requires high resistance pull-up resistors (10 k $\Omega$  is recommended) on open drain type pins including EPIC interrupt pins. I<sup>2</sup>C open drain type pins should be pulled up with ~1 k $\Omega$  resistors.

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 61. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.

TSEC1\_TXD[3:0] must not be pulled low during reset. Some PHY chips have internal pulldowns that could cause this to happen. If such PHY chips are used, then a pullup must be placed on these signals strong enough to restore these signals to a logical 1 during reset.

Three test pins also require pull-up resistors (100  $\Omega$  - 1 k $\Omega$ ). These pins are L1\_TSTCLK, L2\_TSTCLK, and <u>LSSD\_MODE</u>. These signals are for factory use only and must be pulled up to OVDD for normal machine operation.

Refer to the PCI 2.2 specification for all pull-ups required for PCI.

# **19 Device Nomenclature**

Ordering information for the parts fully covered by this specification document is provided in Section 19.1, "Part Numbers Fully Addressed by this Document."

# **19.1 Part Numbers Fully Addressed by this Document**

Table 63 provides the Freescale part numbering nomenclature for the MPC8560. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier which may specify special application conditions. Each part number also contains a revision code which refers to the die mask revision number.

MPC	nnnn	t	рр	ff(f)	С	r
Product Code	Part Identifier	Temperature Range <sup>1</sup>	Package <sup>2</sup>	Processor Frequency <sup>3, 4</sup>	Platform Frequency	Revision Level
MPC	8560	Blank = 0 to 105°C C= -40 to 105°C	PX = FC-PBGA VT = FC-PBGA (Pb-free)	833 = 833 MHz 667 = 667 MHz	L = 333 MHz J= 266 MHz	B = Rev. 2.0 (SVR = 0x80700020) C = Rev. 2.1 (SVR = 0x80700021)
MPC	8560	Blank = 0 to 105°C C = -40 to 105°C	PX = FC-PBGA VT = FC-PBGA (Pb-free)	AQ = 1.0 GHz	F = 333 MHz	B = Rev. 2.0 (SVR = 0x80700020) C = Rev. 2.1 (SVR = 0x80700021)

## Table 63. Part Numbering Nomenclature

## Notes:

1.For Temperature Range=C, Processor Frequency is limited to 667 MHz.

2.See Section 14, "Package and Pin Listings" for more information on available package types.

- 3. Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. The core must be clocked at a minimum frequency of 400 MHz. A device must not be used beyond the core frequency or platform frequency indicated on the device.
- 4. Designers should use the maximum power value corresponding to the core and platform frequency grades indicated on the device. A lower maximum power value should not be assumed for design purposes even when running at a lower frequency.