# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	833MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DDR, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	-
Voltage - I/O	2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	783-BFBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8560vt833lb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Electrical Characteristics**

- System performance monitor
  - Supports eight 32-bit counters that count the occurrence of selected events
  - Ability to count up to 512 counter-specific events
  - Supports 64 reference events that can be counted on any of the 8 counters
  - Supports duration and quantity threshold counting
  - Burstiness feature that permits counting of burst events with a programmable time between bursts
  - Triggering and chaining capability
  - Ability to generate an interrupt on overflow
- System access port
  - Uses JTAG interface and a TAP controller to access entire system memory map
  - Supports 32-bit accesses to configuration registers
  - Supports cache-line burst accesses to main memory
  - Supports large block (4-Kbyte) uploads and downloads
  - Supports continuous bit streaming of entire block for fast upload and download
- IEEE Std 1149.1<sup>TM</sup>-compliant, JTAG boundary scan
- 783 FC-PBGA package

## 2 Electrical Characteristics

This section provides the electrical specifications and thermal characteristics for the MPC8560. The MPC8560 is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

## 2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

## 2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

	Characteristic	Symbol	Max Value	Unit	Notes
Core supply voltage	For devices rated at 667 and 833 MHz For devices rated at 1 GHz	V <sub>DD</sub>	–0.3 to 1.32 –0.3 to 1.43	V	_
PLL supply voltage	For devices rated at 667 and 833 MHz For devices rated at 1 GHz	AV <sub>DD</sub>	-0.3 to 1.32 -0.3 to 1.43	V	_

## Table 1. Absolute Maximum Ratings <sup>1</sup>

## NOTE

If the items on line 2 must precede items on line 1, please ensure that the delay will not exceed 500 ms and the power sequence is not done greater than once per day in production environment.

## NOTE

From a system standpoint, if the I/O power supplies ramp prior to the  $V_{DD}$  core supply, the I/Os on the MPC8560 may drive a logic one or zero during power-up.

## 2.1.3 Recommended Operating Conditions

Table 2 provides the recommended operating conditions for the MPC8560. Note that the values in Table 2 are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.

Characteristic		Symbol	Recommended Value	Unit
Core supply voltage For devices rated at 667 and 833 MHz For devices rated at 1 GHz		V <sub>DD</sub>	1.2 V ± 60 mV 1.3 V ± 50 mV	V
PLL supply voltage For devices rated at 667 and 833 MHz For devices rated at 1 GHz		AV <sub>DD</sub>	1.2 V ± 60 mV 1.3 V ± 50 mV	V
DDR DRAM I/O voltage	GV <sub>DD</sub>	2.5 V ± 125 mV	V	
Three-speed Ethernet I/O voltage	LV <sub>DD</sub>	3.3 V ± 165 mV 2.5 V ± 125 mV	V	
CPM, PCI/PCI-X, local bus, RapidIO, 10/100 Ethernet, MII management, DUART, system control and power management, I <sup>2</sup> C, and JTAG I/O voltage		OV <sub>DD</sub>	3.3 V ± 165 mV	V
Input voltage	DDR DRAM signals	MV <sub>IN</sub>	GND to GV <sub>DD</sub>	V
	DDR DRAM reference	MV <sub>REF</sub>	GND to GV <sub>DD/2</sub>	V
	Three-speed Ethernet signals	LV <sub>IN</sub>	GND to LV <sub>DD</sub>	V
	CPM, PCI/PCI-X, local bus, RapidIO, 10/100 Ethernet, MII management, DUART, SYSCLK, system control and power management, I <sup>2</sup> C, and JTAG signals	OV <sub>IN</sub>	GND to OV <sub>DD</sub>	V
Die-junction temperature		Тj	0 to 105	°C

## **Table 2. Recommended Operating Conditions**

#### **Electrical Characteristics**

Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8560 for the 3.3-V signals, respectively.



Figure 3. Maximum AC Waveforms on PCI interface for 3.3-V Signaling

## 2.1.4 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Driver Type	Programmable Output Impedance (Ω)	Supply Voltage	Notes
Local bus interface utilities signals	25	OV <sub>DD</sub> = 3.3 V	1
	42 (default)		
PCI signals	25		2
	42 (default)		
DDR signal	20	GV <sub>DD</sub> = 2.5 V	_
CPM PA, PB, PC, and PD signals	42	OV <sub>DD</sub> = 3.3 V	_
TSEC/10/100 signals	42	LV <sub>DD</sub> = 2.5/3.3 V	_
DUART, system control, I2C, JTAG	42	OV <sub>DD</sub> = 3.3 V	_
RapidIO N/A (LVDS signaling)	N/A		_

 Table 3. Output Drive Capability

Notes:

1. The drive strength of the local bus interface is determined by the configuration of the appropriate bits in PORIMPSCR.

2. The drive strength of the PCI interface is determined by the setting of the PCI\_GNT1 signal at reset.

## 7 Ethernet: Three-Speed, MII Management

This section provides the AC and DC electrical characteristics for three-speed and MII management.

## 7.1 Three-Speed Ethernet Controller (TSEC) (10/100/1Gb Mbps)—GMII/MII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to all GMII (gigabit media independent interface), MII (media independent interface), TBI (ten-bit interface), RGMII (reduced gigabit media independent interface), and RTBI (reduced ten-bit interface) signals except MDIO (management data input/output) and MDC (management data clock). The RGMII and RTBI interfaces are defined for 2.5 V, while the GMII, MII, and TBI interfaces can be operated at 3.3 or 2.5 V. Whether the GMII, MII, or TBI interface is operated at 3.3 or 2.5 V, the timing is compliant with the IEEE 802.3 standard. The RGMII and RTBI interfaces follow the Hewlett-Packard reduced pin-count interface for Gigabit Ethernet Physical Layer Device Specification Version 1.2a (9/22/2000). The electrical characteristics for MDIO and MDC are specified in Section 7.3, "Ethernet Management Interface Electrical Characteristics."

## 7.1.1 TSEC DC Electrical Characteristics

All GMII,MII, TBI, RGMII, and RTBI drivers and receivers comply with the DC parametric attributes specified in Table 19 and Table 20. The potential applied to the input of a GMII,MII, TBI, RGMII, or RTBI receiver may exceed the potential of the receiver's power supply (i.e., a GMII driver powered from a 3.6 V supply driving  $V_{OH}$  into a GMII receiver powered from a 2.5 V supply). Tolerance for dissimilar GMII driver and receiver supply potentials is implicit in these specifications. The RGMII and RTBI signals are based on a 2.5 V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

Parameter	Symbol	Min	Мах	Unit
Supply voltage 3.3 V	LV <sub>DD</sub>	3.13	3.47	V
Output high voltage (LV <sub>DD</sub> = Min, $I_{OH}$ = -4.0 mA)	V <sub>OH</sub>	2.40	LV <sub>DD</sub> + 0.3	V
Output low voltage (LV <sub>DD</sub> = Min, $I_{OL}$ = 4.0 mA)	V <sub>OL</sub>	GND	0.50	V
Input high voltage	V <sub>IH</sub>	1.70	LV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	-0.3	0.90	V
Input high current (V <sub>IN</sub> <sup>1</sup> = LV <sub>DD</sub> )	IIH	_	40	μA
Input low current (V <sub>IN</sub> <sup>1</sup> = GND)	IIL	-600	_	μA

Table 19. GN	III, MII, and	TBI DC	Electrical	Characteristics
--------------	---------------	--------	------------	-----------------

Note:

1. The symbol V<sub>IN</sub>, in this case, represents the LV<sub>IN</sub> symbol referenced in Table 1 and Table 2.

Parameter	POR Configuration	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus clock to data valid for LAD/LDP	TSEC2_TXD[6:5] = 00	t <sub>LBKLOV2</sub>		-0.1	ns	4
	TSEC2_TXD[6:5] = 11 (default)			1.4		
Local bus clock to address valid for LAD	TSEC2_TXD[6:5] = 00	t <sub>LBKLOV3</sub>		0	ns	4
	TSEC2_TXD[6:5] = 11 (default)			1.5		
Local bus clock to LALE assertion		t <sub>LBKHOV4</sub>		0	ns	4
Output hold from local bus clock (except LAD/LDP and LALE)	TSEC2_TXD[6:5] = 00	t <sub>LBKLOX1</sub>	-3.2	—	ns	4
	TSEC2_TXD[6:5] = 11 (default)		-2.3			
Output hold from local bus clock for	TSEC2_TXD[6:5] = 00	t <sub>LBKLOX2</sub>	-3.2	—	ns	4
LAD/LDP	TSEC2_TXD[6:5] = 11 (default)		-2.3			
Local bus clock to output high Impedance	TSEC2_TXD[6:5] = 00	t <sub>LBKLOZ1</sub>	_	0.2	ns	7
(except LAD/LDP and LALE)	TSEC2_TXD[6:5] = 11 (default)			1.5		
Local bus clock to output high impedance	TSEC2_TXD[6:5] = 00	t <sub>LBKLOZ2</sub>	_	0.2	ns	7
	TSEC2_TXD[6:5] = 11 (default)			1.5		

Table 32. Local Bus General	Timing Parameters—DLL B	vpassed (continued)
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

Notes:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(First two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the output (O) going invalid (X) or output hold time.</sub>

2.All timings are in reference to local bus clock for DLL bypass mode. Timings may be negative with respect to the local bus clock because the actual launch and capture of signals is done with the internal launch/capture clock, which precedes LCLK by tLBKHKT.

3.Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at OV<sub>DD</sub>/2.

4.All signals are measured from  $OV_{DD}/2$  of the rising edge of local bus clock for DLL bypass mode to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.

5.Input timings are measured at the pin.

6. The value of t<sub>LBOTOT</sub> is defined as the sum of 1/2 or 1 ccb\_clk cycle as programmed by LBCR[AHD], and the number of local bus buffer delays used as programmed at power-on reset with configuration pins TSEC2\_TXD[6:5].

7.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

8. Guaranteed by characterization.

9. Guaranteed by design.



Figure 20. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Bypass Mode)

## Table 34. CPM Input AC Timing Specifications <sup>1</sup> (continued)

Characteristic	Symbol <sup>2</sup>	Min <sup>3</sup>	Unit
COL/CRS width high (FCC)	t <sub>FCCH</sub>	1.5	CLK

#### Notes:

- 1.Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of Serial Clock. Timings are measured at the pin.
- 2. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional</sub>

block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>FIIVKH</sub> symbolizes the FCC inputs internal timing (FI) with respect to the time the input signals (I) reaching the valid state (V) relative to the reference clock t<sub>FCC</sub> (K) going to the high (H) state or setup time. And t<sub>TDIXKH</sub> symbolizes the TDM timing (TD) with respect to the time the input signals (I) reach the invalid state (X) relative to the reference clock t<sub>FCC</sub> (K) going to the high (H) state or hold time.

3.PIO and TIMER inputs and outputs are asynchronous to SYSCLK or any other externally visible clock. PIO/TIMER inputs are internally synchronized to the CPM internal clock. PIO/TIMER outputs should be treated as asynchronous.

Characteristic	Symbol <sup>2</sup>	Min	Мах	Unit
FCC outputs—internal clock (NMSI) delay	t <sub>FIKHOX</sub>	1	5.5	ns
FCC outputs—external clock (NMSI) delay	t <sub>FEKHOX</sub>	2	8	ns
SCC/SPI outputs-internal clock (NMSI) delay	t <sub>NIKHOX</sub>	0.5	10	ns
SCC outputs—external clock (NMSI) delay	t <sub>NEKHOX</sub>	2	8	ns
SPI output—external clock (NMSI) delay	t <sub>SEKHOX</sub>	2	11	ns
TDM outputs/SI delay	t <sub>TDKHOX</sub>	2.5	11	ns

## Table 35. CPM Output AC Timing Specifications <sup>1</sup>

#### Notes:

1.Output specifications are measured from the 50% level of the rising edge of Serial Clock to the 50% level of the signal. Timings are measured at the pin.

2. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub>

(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>FIKHOX</sub> symbolizes the FCC inputs internal timing (FI) for the time t<sub>FCC</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

Figure 16 provides the AC test load for the CPM.



Figure 23. CPM AC Test Load

Figure 24 through Figure 29 represent the AC timing from Table 34 and Table 35. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 35 provides the test access port timing diagram.



Figure 35. Test Access Port Timing Diagram

# 11 I<sup>2</sup>C

I2C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface of the MPC8560.

## 11.1 I<sup>2</sup>C DC Electrical Characteristics

Table 40 provides the DC electrical characteristics for the I<sup>2</sup>C interface of the MPC8560.

## Table 40. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  of 3.3 V  $\pm$  5%.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage level	V <sub>IH</sub>	$0.7\times \text{OV}_{\text{DD}}$	OV <sub>DD</sub> + 0.3	V	_
Input low voltage level	V <sub>IL</sub>	-0.3	$0.3\times\text{OV}_{\text{DD}}$	V	_
Low level output voltage	V <sub>OL</sub>	0	$0.2\times\text{OV}_{\text{DD}}$	V	1
Pulse width of spikes which must be suppressed by the input filter	t <sub>i2KHKL</sub>	0	50	ns	2
Input current each I/O pin (input voltage is between $0.1 \times OV_{DD}$ and $0.9 \times OV_{DD}$ (max)	lj	-10	10	μA	3
Capacitance for each I/O pin	CI	—	10	pF	_

## Notes:

1.Output voltage (open drain or open collector) condition = 3 mA sink current.

2.Refer to the *MPC8560 PowerQUICC III Integrated Communications Processor Preliminary Reference Manual* for information on the digital filter used.

3.I/O pins will obstruct the SDA and SCL lines if  $\text{OV}_{\text{DD}}$  is switched off.

## MPC8560 Integrated Processor Hardware Specifications, Rev. 4.2

52

## 11.2 I<sup>2</sup>C AC Electrical Specifications

Table 41 provides the AC timing parameters for the  $I^2C$  interface of the MPC8560.

## Table 41. I<sup>2</sup>C AC Electrical Specifications

All values refer to V<sub>IH</sub> (min) and V<sub>IL</sub> (max) levels (see Table 40).

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz
Low period of the SCL clock	t <sub>I2CL</sub> <sup>6</sup>	1.3	—	μs
High period of the SCL clock	t <sub>I2CH</sub> <sup>6</sup>	0.6	—	μs
Setup time for a repeated START condition	t <sub>I2SVKH</sub> <sup>6</sup>	0.6	—	μs
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub> 6	0.6		μs
Data setup time	t <sub>I2DVKH</sub> <sup>6</sup>	100	—	ns
Data hold time: CBUS compatible masters I <sup>2</sup> C bus devices	t <sub>i2DXKL</sub>	0 <sup>2</sup>	0.9 <sup>3</sup>	μs
Set-up time for STOP condition	t <sub>I2PVKH</sub>	0.6	_	μs
Bus free time between a STOP and START condition	t <sub>I2KHDX</sub>	1.3	_	μs
Noise margin at the LOW level for each connected device (including hysteresis)	V <sub>NL</sub>	$0.1 \times OV_{DD}$		V
Noise margin at the HIGH level for each connected device (including hysteresis)	V <sub>NH</sub>	$0.2 \times OV_{DD}$		V

### Notes:

1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>l2DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>l2C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>l2SXKL</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the t<sub>l2C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>l2PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the stop condition (P) reaching the valid state (V) relative to the t<sub>l2C</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.MPC8560 provides a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.

3. The maximum t<sub>I2DVKH</sub> has only to be met if the device does not stretch the LOW period (t<sub>I2CL</sub>) of the SCL signal.

 $4.C_B$  = capacitance of one bus line in pF.

6.Guaranteed by design.

Figure 16 provides the AC test load for the  $I^2C$ .



Figure 36. I<sup>2</sup>C AC Test Load

### PCI/PCI-X

Figure 16 provides the AC test load for PCI and PCI-X.



Figure 38. PCI/PCI-X AC Test Load

Figure 39 shows the PCI/PCI-X input AC timing conditions.



Figure 39. PCI-PCI-X Input AC Timing Measurement Conditions

Figure 40 shows the PCI/PCI-X output AC timing conditions.



Figure 40. PCI-PCI-X Output AC Timing Measurement Condition

Table 44 provides the PCI-X AC timing specifications at 66 MHz.

Table 44. PCI-X AC Timing Specifications at 66 MHz

Parameter	Symbol	Min	Max	Unit	Notes
SYSCLK to signal valid delay	<sup>t</sup> PCKHOV	_	3.8	ns	1, 2, 3, 7, 8
Output hold from SYSCLK	t <sub>PCKHOX</sub>	0.7	_	ns	1, 10
SYSCLK to output high impedance	t <sub>PCKHOZ</sub>	_	7	ns	1, 4, 8, 11
Input setup time to SYSCLK	t <sub>PCIVKH</sub>	1.7	_	ns	3, 5
Input hold time from SYSCLK	t <sub>PCIXKH</sub>	0.5	_	ns	10
REQ64 to HRESET setup time	t <sub>PCRVRH</sub>	10	_	clocks	11
HRESET to REQ64 hold time	t <sub>PCRHRX</sub>	0	50	ns	11
HRESET high to first FRAME assertion	t <sub>PCRHFV</sub>	10	_	clocks	9, 11

Parameter	Symbol	Min	Max	Unit	Notes
PCI-X initialization pattern to HRESET setup time	<sup>t</sup> PCIVRH	10		clocks	11
HRESET to PCI-X initialization pattern hold time	t <sub>PCRHIX</sub>	0	50	ns	6, 11

#### Table 44. PCI-X AC Timing Specifications at 66 MHz (continued)

Notes:

1.See the timing measurement conditions in the PCI-X 1.0a Specification.

2.Minimum times are measured at the package pin (not the test point). Maximum times are measured with the test point and load circuit.

3.Setup time for point-to-point signals applies to REQ and GNT only. All other signals are bused.

4.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

5. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at the same time.

6.Maximum value is also limited by delay to the first transaction (time for HRESET high to first configuration access, t<sub>PCRHFV</sub>). The PCI-X initialization pattern control signals after the rising edge of HRESET must be negated no later than two clocks before the first FRAME and must be floated no later than one clock before FRAME is asserted.

7.A PCI-X device is permitted to have the minimum values shown for t<sub>PCKHOV</sub> and t<sub>CYC</sub> only in PCI-X mode. In conventional mode, the device must meet the requirements specified in PCI 2.2 for the appropriate clock frequency.

8.Device must meet this specification independent of how many outputs switch simultaneously.

9. The timing parameter t<sub>PCRHFV</sub> is a minimum of 10 clocks rather than the minimum of 5 clocks in the *PCI-X 1.0a Specification*. 10. Guaranteed by characterization.

11.Guaranteed by design.

## Table 45 provides the PCI-X AC timing specifications at 133 MHz.

Table 45. POPA AC TIMING Specifications at 155 MHz								
Parameter	Symbol	Min	Мах	Unit	Notes			
SYSCLK to signal valid delay	<sup>t</sup> PCKHOV	—	3.8	ns	1, 2, 3, 7, 8			
Output hold from SYSCLK	t <sub>PCKHOX</sub>	0.7	—	ns	1, 11			
SYSCLK to output high impedance	t <sub>PCKHOZ</sub>	—	7	ns	1, 4, 8, 12			
Input setup time to SYSCLK	<sup>t</sup> РСІVКН	1.4	—	ns	3, 5, 9, 11			
Input hold time from SYSCLK	t <sub>PCIXKH</sub>	0.5	—	ns	11			
REQ64 to HRESET setup time	t <sub>PCRVRH</sub>	10	—	clocks	12			
HRESET to REQ64 hold time	t <sub>PCRHRX</sub>	0	50	ns	12			
HRESET high to first FRAME assertion	t <sub>PCRHFV</sub>	10	—	clocks	10, 12			
PCI-X initialization pattern to HRESET setup time	<sup>t</sup> PCIVRH	10	_	clocks	12			

## Table 45. PCI-X AC Timing Specifications at 133 MHz

Table 45. PCI-X A	C Timing Specifications a	at 133 MHz (continued)
-------------------	---------------------------	------------------------

Parameter	Symbol	Min	Max	Unit	Notes
HRESET to PCI-X initialization pattern hold time	t <sub>PCRHIX</sub>	0	50	ns	6, 12

Notes:

1.See the timing measurement conditions in the PCI-X 1.0a Specification.

- 2. Minimum times are measured at the package pin (not the test point). Maximum times are measured with the test point and load circuit.
- 3.Setup time for point-to-point signals applies to REQ and GNT only. All other signals are bused.
- 4.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at the same time.
- 6.Maximum value is also limited by delay to the first transaction (time for HRESET high to first configuration access, t<sub>PCRHFV</sub>). The PCI-X initialization pattern control signals after the rising edge of HRESET must be negated no later than two clocks before the first FRAME and must be floated no later than one clock before FRAME is asserted.
- 7.A PCI-X device is permitted to have the minimum values shown for t<sub>PCKHOV</sub> and t<sub>CYC</sub> only in PCI-X mode. In conventional mode, the device must meet the requirements specified in PCI 2.2 for the appropriate clock frequency.
- 8. Device must meet this specification independent of how many outputs switch simultaneously.
- 9. The timing parameter t<sub>PCIVKH</sub> is a minimum of 1.4 ns rather than the minimum of 1.2 ns in the *PCI-X* 1.0a *Specification.*
- 10. The timing parameter t<sub>PCRHFV</sub> is a minimum of 10 clocks rather than the minimum of 5 clocks in the *PCI-X 1.0a Specification.*
- 11. Guaranteed by characterization.
- 12.Guaranteed by design.

## 13 RapidIO

This section describes the DC and AC electrical specifications for the RapidIO interface of the MPC8560.

## **13.1 RapidIO DC Electrical Characteristics**

RapidIO driver and receiver DC electrical characteristics are provided in Table 46 and Table 47, respectively.

## Table 46. RapidIO 8/16 LP-LVDS Driver DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  of 3.3 V ± 5%.

Characteristic	Symbol	Min	Мах	Unit	Notes
Differential output high voltage	V <sub>OHD</sub>	247	454	mV	1, 2
Differential output low voltage	V <sub>OLD</sub>	-454	-247	mV	1, 2
Differential offset voltage	$\Delta V_{OSD}$	—	50	mV	1,3
Output high common mode voltage	V <sub>OHCM</sub>	1.125	1.375	V	1, 4
Output low common mode voltage	V <sub>OLCM</sub>	1.125	1.375	V	1, 5

Characteristic	Symbol	Rar	nge	Unit	Notes
Unaracteristic	Symbol	Min	Мах		
Duty cycle of the clock input	DC	47	53	%	1, 5
Data valid	DV	425	_	ps	2
Allowable static skew between any two data inputs within a 8-/9-bit group	t <sub>DPAIR</sub>	_	300	ps	3
Allowable static skew of data inputs to associated clock	t <sub>SKEW,PAIR</sub>	-200	200	ps	4

### Table 53. RapidIO Receiver AC Timing Specifications—1 Gbps Data Rate

Notes:

1.Measured at  $V_{ID} = 0$  V.

2.Measured using the RapidIO receive mask shown in Figure 46.

3.See Figure 49.

4.See Figure 48 and Figure 49.

5.Guaranteed by design.

The compliance of receiver input signals RD[0:15] and RFRAME with their minimum data valid window (DV) specification shall be determined by generating an eye pattern for each of the data signals and comparing the eye pattern of each data signal with the RapidIO receive mask shown in Figure 46. The value of X2 used to construct the mask shall be  $(1 - DV_{min})/2$ . The ±100 mV minimum data valid and ±600 mV maximum input voltage values are from the DC specification. A signal is compliant with the data valid window specification if and only if the receive mask can be positioned on the signal's eye pattern such that the eye pattern falls entirely within the unshaded portion of the mask.



Figure 46. RapidIO Receive Mask

The eye pattern for a data signal is generated by making a large number of recordings of the signal and then overlaying the recordings. The number of recordings used to generate the eye shall be large enough that further increasing the number of recordings used does not cause the resulting eye pattern to change from one that complies with the RapidIO receive mask to one that does not. Each data signal in the interface shall be carrying random or pseudo-random data when the recordings are made. If pseudo-random data is used, the length of the pseudo-random sequence (repeat length) shall be long

### RapidIO

enough that increasing the length of the sequence does not cause the resulting eye pattern to change from one that complies with the RapidIO receive mask to one that does not comply with the mask. The data carried by any given data signal in the interface may not be correlated with the data carried by any other data signal in the interface. The zero-crossings of the clock associated with a data signal shall be used as the timing reference for aligning the multiple recordings of the data signal when the recordings are overlaid.

While the method used to make the recordings and overlay them to form the eye pattern is not specified, the method used shall be demonstrably equivalent to the following method. The signal under test is repeatedly recorded with a digital oscilloscope in infinite persistence mode. Each recording is triggered by a zero-crossing of the clock associated with the data signal under test. Roughly half of the recordings are triggered by positive-going clock zero-crossings and roughly half are triggered by negative-going clock zero-crossings. Each recording is at least 1.9 UI in length (to ensure that at least one complete eye is formed) and begins 0.5 UI before the trigger point (0.5 UI before the associated clock zero-crossing). Depending on the length of the individual recordings used to generate the eye pattern, one or more complete eyes will be formed. Regardless of the number of eyes, the eye whose center is immediately to the right of the trigger point is the eye used for compliance testing.

An example of an eye pattern generated using the above method with recordings 3 UI in length is shown in Figure 47. In this example, there is no skew between the signal under test and the associated clock used to trigger the recordings. If skew was present, the eye pattern would be shifted to the left or right relative to the oscilloscope trigger point.



Figure 47. Example Receiver Input Eye Pattern

Figure 48 shows the definitions of the data to clock static skew parameter  $t_{SKEW,PAIR}$  and the data valid window parameter DV. The data and frame bits are those that are associated with the clock. The figure applies for all zero-crossings of the clock. All of the signals are differential signals.  $V_D$  represents  $V_{OD}$  for the transmitter and  $V_{ID}$  for the receiver. The center of the eye is defined as the midpoint of the region in which the magnitude of the signal voltage is greater than or equal to the minimum DV voltage.



Figure 48. Data to Clock Skew

Figure 49 shows the definition of the data to data static skew parameter t<sub>DPAIR</sub> and how the skew parameters are applied.



Figure 49. Static Skew Diagram

Table 54. MPC8560 F	Pinout Listing	(continued)
---------------------	----------------	-------------

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LCS6/DMA_DACK2	P27	0	OV <sub>DD</sub>	1
LCS7/DMA_DDONE2	P28	0	OV <sub>DD</sub>	1
LDP[0:3]	AA27, AA28, T26, P21	I/O	OV <sub>DD</sub>	
LGPL0/LSDA10	U19	0	OV <sub>DD</sub>	5, 9
LGPL1/LSDWE	U22	0	$OV_DD$	5, 9
LGPL2/LOE/LSDRAS	V28	0	OV <sub>DD</sub>	8, 9
LGPL3/LSDCAS	V27	0	$OV_DD$	5, 9
LGPL4/LGTA/LUPWAIT/ LPBSE	V23	I/O	OV <sub>DD</sub>	22
LGPL5	V22	0	$OV_{DD}$	5, 9
LSYNC_IN	T27	I	OV <sub>DD</sub>	_
LSYNC_OUT	T28	0	OV <sub>DD</sub>	_
LWE[0:1]/LSDDQM[0:1]/LBS [0:1]	AB28, AB27	0	OV <sub>DD</sub>	1, 5, 9
LWE[2:3]/LSDDQM[2:3]/LBS [2:3]	T23, P24	0	OV <sub>DD</sub>	1, 5, 9
	DMA			
DMA_DREQ[0:1]	H5, G4	I	OV <sub>DD</sub>	_
DMA_DACK[0:1]	H6, G5	0	$OV_{DD}$	_
DMA_DDONE[0:1]	H7, G6	0	$OV_{DD}$	-
	Programmable Interrupt Controller			
MCP	AG17	I	$OV_{DD}$	
UDE	AG16	I	OV <sub>DD</sub>	
IRQ[0:7]	AA18, Y18, AB18, AG24, AA21, Y19, AA19, AG25	I	$OV_{DD}$	—
IRQ8	AB20	I	$OV_{DD}$	9
IRQ9/DMA_DREQ3	Y20	I	$OV_{DD}$	1
IRQ10/DMA_DACK3	AF26	I/O	$OV_{DD}$	1
IRQ11/DMA_DDONE3	AH24	I/O	OV <sub>DD</sub>	1
IRQ_OUT	AB21	0	OV <sub>DD</sub>	2, 4
	Ethernet Management Interface			
EC_MDC	F1	0	OV <sub>DD</sub>	5, 9
EC_MDIO	E1	I/O	OV <sub>DD</sub>	

#### Package and Pin Listings

Signal	Package Pin Number	Pin Type	Power Supply	Notes
PD[4:31]	Y1, Y2, Y3, Y4, Y5, Y6, AA8, AA7, AA4, AA3, AA2, AA1, AB1, AB2, AB3, AB5, AB6, AC7, AC4, AC3, AC2, AC1, AD1, AD2, AD5, AD6, AE3, AE2	Ι/Ο	OV <sub>DD</sub>	Ι

Notes:

- 1.All multiplexed signals are listed only once and do not re-occur. For example, LCS5/DMA\_REQ2 is listed only once in the Local Bus Controller Interface section, and is not mentioned in the DMA section even though the pin also functions as DMA\_REQ2.
- 2.Recommend a weak pull-up resistor (2–10 k $\Omega$ ) be placed on this pin to OV<sub>DD</sub>.
- 3. This pin must always be pulled up to  $\ensuremath{\text{OV}_{\text{DD}}}$  .
- 4. This pin is an open drain signal.
- 5. This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the MPC8560 is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-kΩ pull-down resistor. If an external device connected to this pin might pull it down during reset, then a pull-up or active driver is needed if the signal is intended to be high during reset.
- 6. Treat these pins as no connects (NC) unless using debug address functionality.
- 7. The value of LA[28:31] during reset sets the CCB clock to SYSCLK PLL ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See Section 15.2, "Platform/System PLL Ratio."
- 8. The value of LALE and LGPL2 at reset set the e500 core clock to CCB Clock PLL ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See the Section 15.3, "e500 Core PLL Ratio."
- 9. Functionally, this pin is an output, but structurally it is an I/O because it either samples configuration input during reset or because it has other manufacturing test functions. This pin will therefore be described as an I/O for boundary scan.
- 10. This pin functionally requires a pull-up resistor, but during reset it is a configuration input that controls 32- vs. 64-bit PCI operation. Therefore, it must be actively driven low during reset by reset logic if the device is to be configured to be a 64-bit PCI device. Refer to the *PCI Specification*.
- 11. This output is actively driven during reset rather than being three-stated during reset.
- 12. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
- 13. These pins are connected to the V<sub>DD</sub>/GND planes internally and may be used by the core power supply to improve tracking and regulation.
- 14.Internal thermally sensitive resistor.
- 15.No connections should be made to these pins.
- 16. These pins are not connected for any functional use.
- 17.PCI specifications recommend that a weak pull-up resistor (2–10 k $\Omega$ ) be placed on the higher order pins to OV<sub>DD</sub> when using 64-bit buffer mode (pins PCI\_AD[63:32] and PCI\_C\_BE[7:4]).
- 18.Note that these signals are POR configurations for Rev. 1.x and notes 5 and 9 apply to these signals in Rev. 1.x but not in later revisions.
- 19 If this pin is connected to a device that pulls down during reset, an external pull-up is required to drive this pin to a logic -1 state during reset.
- 20.Recommend a pull-up resistor (~1 K $\Omega$ ) b placed on this pin to OV<sub>DD</sub>.
- 21. These are test signals for factory use only and must be pulled up (100  $\Omega$  1 k $\Omega$ ) to OVDD for normal machine operation.
- 22. If this signal is used as both an input and an output, a weak pull-up (~10 k $\Omega$ ) is required on this pin.

Characteristic	Symbol	Value	Unit	Notes
Junction-to-case thermal	$R_{ extsf{ heta}JC}$	0.8	°C/W	4

### Table 60. Package Thermal Characteristics (continued)

Notes

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance
- 2. Per JEDEC JESD51-6 with the board horizontal.
- 3. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1). Cold plate temperature is used for case temperature; measured value includes the thermal resistance of the interface layer.

## **16.2 Thermal Management Information**

This section provides thermal management information for the flip chip plastic ball grid array (FC-PBGA) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design—the heat sink, airflow, and thermal interface material. The recommended attachment method to the heat sink is illustrated in Figure 51. The heat sink should be attached to the printed-circuit board with the spring force centered over the die. This spring force should not exceed 10 pounds force.



## Figure 51. Package Exploded Cross-Sectional View with Several Heat Sink Options

The system board designer can choose between several types of heat sinks to place on the MPC8560. There are several commercially-available heat sinks from the following vendors:

Aavid Thermalloy 80 Commercial St. Concord, NH 03301 Internet: www.aavidthermalloy.com 603-224-9988

## **17.8 JTAG Configuration Signals**

Boundary-scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the IEEE 1149.1 specification, but is provided on all processors that implement the Power Architecture. The device requires TRST to be asserted during reset conditions to ensure the JTAG boundary logic does not interfere with normal chip operation. While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals, generally systems will assert TRST during the power-on reset flow. Simply tying TRST to HRESET is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP) function.

The COP function of these processors allow a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert HRESET or TRST in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in Figure 60 allows the COP port to independently assert  $\overline{\text{HRESET}}$  or  $\overline{\text{TRST}}$ , while ensuring that the target can drive  $\overline{\text{HRESET}}$  as well.

The COP interface has a standard header, shown in Figure 60, for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.

There is no standardized way to number the COP header; consequently, many different pin numbers have been observed from emulator vendors. Some are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom, while still others number the pins counter clockwise from pin 1 (as with an IC). Regardless of the numbering, the signal placement recommended in Figure 60 is common to all known emulators.

## **19.2 Part Marking**

Parts are marked as the example shown in Figure 62.



#### Notes:

MMMMM is the 5-digit mask number.

ATWLYYWWA is the traceability code.

CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States. YWWLAZ is the assembly traceability code.

### Figure 62. Part Marking for FC-PBGA Device