

#### Welcome to E-XFL.COM

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	1.0GHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DDR, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	- ·
Ethernet	10/100/1000Mbps (2)
SATA	•
USB	- ·
Voltage - I/O	2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	
Package / Case	784-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8560vtaqfc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **1** Overview

The following section provides a high-level overview of the MPC8560 features. Figure 1 shows the major functional units within the MPC8560.



Figure 1. MPC8560 Block Diagram

## 1.1 Key Features

The following lists an overview of the MPC8560 feature set.

- High-performance, 32-bit Book E-enhanced core that implements the Power Architecture
  - 32-Kbyte L1 instruction cache and 32-Kbyte L1 data cache with parity protection. Caches can
    be locked entirely or on a per-line basis. Separate locking for instructions and data
  - Memory management unit (MMU) especially designed for embedded applications
  - Enhanced hardware and software debug support
  - Performance monitor facility (similar to but different from the MPC8560 performance monitor described in Chapter 18, "Performance Monitor."
- High-performance RISC CPM operating at up to 333 MHz
  - CPM software compatibility with previous PowerQUICC families
  - One instruction per clock

#### Overview

- General-purpose parallel ports—16 parallel I/O lines with interrupt capability
- Supports inverse muxing of ATM cells (IMA)
- 256 Kbyte L2 cache/SRAM
  - Can be configured as follows
    - Full cache mode (256-Kbyte cache).
    - Full memory-mapped SRAM mode (256-Kbyte SRAM mapped as a single 256-Kbyte block or two 128-Kbyte blocks)
    - Half SRAM and half cache mode (128-Kbyte cache and 128-Kbyte memory-mapped SRAM)
  - Full ECC support on 64-bit boundary in both cache and SRAM modes
  - Cache mode supports instruction caching, data caching, or both
  - External masters can force data to be allocated into the cache through programmed memory ranges or special transaction types (stashing)
  - Eight-way set-associative cache organization (1024 sets of 32-byte cache lines)
  - Supports locking the entire cache or selected lines. Individual line locks are set and cleared through Book E instructions or by externally mastered transactions
  - Global locking and flash clearing done through writes to L2 configuration registers
  - Instruction and data locks can be flash cleared separately
  - Read and write buffering for internal bus accesses
  - SRAM features include the following:
    - I/O devices access SRAM regions by marking transactions as snoopable (global)
    - Regions can reside at any aligned location in the memory map
    - Byte accessible ECC is protected using read-modify-write transactions accesses for smaller than cache-line accesses.
- Address translation and mapping unit (ATMU)
  - Eight local access windows define mapping within local 32-bit address space
  - Inbound and outbound ATMUs map to larger external address spaces
    - Three inbound windows plus a configuration window on PCI/PCI-X
    - Four inbound windows plus a default and configuration window on RapidIO
    - Four outbound windows plus default translation for PCI
    - Eight outbound windows plus default translation for RapidIO
- DDR memory controller
  - Programmable timing supporting DDR-1 SDRAM
  - 64-bit data interface, up to 333-MHz data rate
  - Four banks of memory supported, each up to 1 Gbyte
  - DRAM chip configurations from 64 Mbits to 1 Gbit with x8/x16 data ports
  - Full ECC support
  - Page mode support (up to 16 simultaneous open pages)

#### Overview

- Interrupts can be routed to the e500 core's standard or critical interrupt inputs
- Interrupt summary registers allow fast identification of interrupt source
- I<sup>2</sup>C controller
  - Two-wire interface
  - Multiple master support
  - Master or slave I<sup>2</sup>C mode support
  - On-chip digital filtering rejects spikes on the bus
- Boot sequencer
  - Optionally loads configuration data from serial ROM at reset via the I<sup>2</sup>C interface
  - Can be used to initialize configuration registers and/or memory
  - Supports extended I<sup>2</sup>C addressing mode
  - Data integrity checked with preamble signature and CRC
- Local bus controller (LBC)
  - Multiplexed 32-bit address and data operating at up to 166 MHz
  - Eight chip selects support eight external slaves
  - Up to eight-beat burst transfers
  - The 32-, 16-, and 8-bit port sizes are controlled by an on-chip memory controller
  - Three protocol engines available on a per chip select basis:
    - General purpose chip select machine (GPCM)
    - Three user programmable machines (UPMs)
    - Dedicated single data rate SDRAM controller
  - Parity support
  - Default boot ROM chip select with configurable bus width (8-,16-, or 32-bit)
- Two three-speed (10/100/1Gb) Ethernet controllers (TSECs)
  - Dual IEEE 802.3, 802.3u, 802.3x, 802.3z, 802.3ac, 802.3ab compliant controllers
  - Support for different Ethernet physical interfaces:
    - 10/100/1Gb Mbps IEEE 802.3 GMII
    - 10/100 Mbps IEEE 802.3 MII
    - 10 Mbps IEEE 802.3 MII
    - 1000 Mbps IEEE 802.3z TBI
    - 10/100/1Gb Mbps RGMII/RTBI
  - Full- and half-duplex support
  - Buffer descriptors are backward compatible with MPC8260 and MPC860T 10/100 programming models
  - 9.6-Kbyte jumbo frame support
  - RMON statistics support
  - 2-Kbyte internal transmit and receive FIFOs

## 6.2.2 DDR SDRAM Output AC Timing Specifications

For chip selects  $\overline{\text{MCS1}}$  and  $\overline{\text{MCS2}}$ , there will always be at least 200 DDR memory clocks coming out of self-refresh after an  $\overline{\text{HRESET}}$  before a precharge occurs. This will not necessarily be the case for chip selects  $\overline{\text{MCS0}}$  and  $\overline{\text{MCS3}}$ .

## 6.2.2.1 DLL Enabled Mode

Table 16 and Table 17 provide the output AC timing specifications and measurement conditions for the DDR SDRAM interface with the DDR DLL enabled.

### Table 16. DDR SDRAM Output AC Timing Specifications-DLL Mode

At recommended operating conditions with  $GV_{DD}$  of 2.5 V ± 5%.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
MCK[n] cycle time, (MCK[n]/MCK[n] crossing)	t <sub>MCK</sub>	6	10	ns	2
On chip Clock Skew	t <sub>MCKSKEW</sub>	—	150	ps	3, 8
MCK[n] duty cycle	t <sub>MCKH</sub> /t <sub>MCK</sub>	45	55	%	8
ADDR/CMD output valid	t <sub>DDKHOV</sub>	—	3	ns	4, 9
ADDR/CMD output invalid	t <sub>DDKHOX</sub>	1	—	ns	4, 9
Write CMD to first MDQS capture edge	t <sub>DDSHMH</sub>	t <sub>MCK</sub> + 1.5	t <sub>MCK</sub> + 4.0	ns	5
MDQ/MECC/MDM output setup with respect to MDQS 333 MHz 266 MHz 200 MHz	<sup>t</sup> ddkhds, <sup>t</sup> ddklds	900 1100 1200	_	ps	6, 9
MDQ/MECC/MDM output hold with respect to MDQS 333 MHz 266 MHz 200 MHz	<sup>t</sup> DDKHDX, <sup>t</sup> DDKLDX	900 1100 1200	_	ps	6, 9
MDQS preamble start	t <sub>DDSHMP</sub>	$0.75  imes t_{MCK} + 1.5$	$0.75  imes t_{MCK} + 4.0$	ns	7, 8

Parameters	Symbol	Min	Мах	Unit
Supply voltage 2.5 V	LV <sub>DD</sub>	2.37	2.63	V
Output high voltage (LV <sub>DD</sub> = Min, $I_{OH} = -1.0$ mA)	V <sub>OH</sub>	2.00	LV <sub>DD</sub> + 0.3	V
Output low voltage (LV <sub>DD</sub> = Min, $I_{OL}$ = 1.0 mA)	V <sub>OL</sub>	GND – 0.3	0.40	V
Input high voltage	V <sub>IH</sub>	1.70	LV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	-0.3	0.70	V
Input high current ( $V_{IN}$ <sup>1</sup> = $LV_{DD}$ )	Ι <sub>Η</sub>	—	10	μA
Input low current (V <sub>IN</sub> <sup>1</sup> = GND)	IIL	-15	—	μA

Table 20. GMII, MII, RGMII, RTBI, and TBI DC Electrical Characteristics

Note:

1.Note that the symbol  $V_{IN}$ , in this case, represents the LV<sub>IN</sub> symbol referenced in Table 1 and Table 2.

# 7.2 GMII, MII, TBI, RGMII, and RTBI AC Timing Specifications

The AC timing specifications for GMII, MII, TBI, RGMII, and RTBI are presented in this section.

## 7.2.1 GMII AC Timing Specifications

This section describes the GMII transmit and receive AC timing specifications.

## 7.2.1.1 GMII Transmit AC Timing Specifications

Table 21 provides the GMII transmit AC timing specifications.

### Table 21. GMII Transmit AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V  $\pm$  5%, or LV<sub>DD</sub>=2.5V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
GTX_CLK clock period	t <sub>GTX</sub>	—	8.0	—	ns
GTX_CLK duty cycle	t <sub>GTXH</sub> /t <sub>GTX</sub>	40	—	60	%
GMII data TXD[7:0], TX_ER, TX_EN setup time	t <sub>GTKHDV</sub>	2.5	—	—	ns
GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay	t <sub>GTKHDX</sub> <sup>3</sup>	0.5	_	5.0	ns

## 7.2.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

## 7.2.2.1 MII Transmit AC Timing Specifications

Table 23 provides the MII transmit AC timing specifications.

#### Table 23. MII Transmit AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V ± 5%, or LV<sub>DD</sub>=2.5V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
TX_CLK clock period 10 Mbps	t <sub>MTX</sub> <sup>2</sup>	—	400	—	ns
TX_CLK clock period 100 Mbps	t <sub>MTX</sub>	—	40	—	ns
TX_CLK duty cycle	t <sub>MTXH</sub> /t <sub>MTX</sub>	35	_	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t <sub>MTKHDX</sub>	1	5	15	ns
TX_CLK data clock rise and fall time	t <sub>MTXR</sub> , t <sub>MTXF</sub> <sup>2,3</sup>	1.0	_	4.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>MTKHDX</sub> symbolizes MII transmit timing (MT) for the time t<sub>MTX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t<sub>MTX</sub> represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.3.Guaranteed by design.

Figure 10 shows the MII transmit AC timing diagram.



Figure 10. MII Transmit AC Timing Diagram

## 7.2.3 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.

## 7.2.3.1 TBI Transmit AC Timing Specifications

Table 25 provides the TBI transmit AC timing specifications.

#### Table 25. TBI Transmit AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V ± 5%, or LV<sub>DD</sub>=2.5V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
GTX_CLK clock period	t <sub>TTX</sub>	—	8.0	_	ns
GTX_CLK duty cycle	t <sub>TTXH</sub> /t <sub>TTX</sub>	40	—	60	%
TCG[9:0] setup time GTX_CLK going high	t <sub>TTKHDV</sub>	2.0	—	_	ns
TCG[9:0] hold time from GTX_CLK going high	t <sub>TTKHDX</sub>	1.0	—	_	ns
GTX_CLK clock rise and fall time	t <sub>TTXR</sub> , t <sub>TTXF</sub> <sup>2,3</sup>		—	1.0	ns

Notes:

1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state

)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>TTKHDV</sub> symbolizes the TBI transmit timing (TT) with respect to the time from t<sub>TTX</sub> (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also, t<sub>TTKHDX</sub> symbolizes the TBI transmit timing (TT) with respect to the time from t<sub>TTX</sub> (K) going high (H) until the referenced data signals (D) reach the valid state (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>TTX</sub> represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3.Guaranteed by design.

Figure 12 shows the TBI transmit AC timing diagram.



Figure 12. TBI Transmit AC Timing Diagram

	[					1
Parameter	POR Configuration	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Input setup to local bus clock (except LUPWAIT)	—	t <sub>LBIVKH1</sub>	1.8	—	ns	4, 5, 8
LUPWAIT input setup to local bus clock	—	t <sub>LBIVKH2</sub>	1.7	—	ns	4, 5
Input hold from local bus clock (except LUPWAIT)	—	t <sub>LBIXKH1</sub>	0.5	—	ns	4, 5, 8
LUPWAIT input hold from local bus clock	—	t <sub>LBIXKH2</sub>	1.0	—	ns	4, 5
LALE output transition to LAD/LDP output transition (LATCH hold time)	—	t <sub>lbotot</sub>	1.5	—	ns	6
Local bus clock to output valid (except	TSEC2_TXD[6:5] = 00	t <sub>LBKHOV1</sub>	_	2.0	ns	4, 8
LAD/LDP and LALE)	TSEC2_TXD[6:5] = 11 (default)			3.5		
Local bus clock to data valid for LAD/LDP	TSEC2_TXD[6:5] = 00	t <sub>LBKHOV2</sub>	_	2.2	ns	4, 8
	TSEC2_TXD[6:5] = 11 (default)			3.7		
Local bus clock to address valid for LAD	TSEC2_TXD[6:5] = 00	t <sub>LBKHOV3</sub>	_	2.3	ns	4, 8
	TSEC2_TXD[6:5] = 11 (default)			3.8		
Local bus clock to LALE assertion		t <sub>LBKHOV4</sub>		2.3	ns	4, 8
Output hold from local bus clock (except	TSEC2_TXD[6:5] = 00	t <sub>LBKHOX1</sub>	0.7	—	ns	4, 8
LAD/LDF and LALE)	TSEC2_TXD[6:5] = 11 (default)		1.6			
Output hold from local bus clock for	TSEC2_TXD[6:5] = 00	t <sub>LBKHOX2</sub>	0.7	—	ns	4, 8
LAD/LDP	TSEC2_TXD[6:5] = 11 (default)		1.6			
Local bus clock to output high Impedance	TSEC2_TXD[6:5] = 00	t <sub>LBKHOZ1</sub>	_	2.5	ns	7, 9
(except LAD/LDP and LALE)	TSEC2_TXD[6:5] = 11 (default)			3.8		

### Table 31. Local Bus General Timing Parameters—DLL Enabled (continued)



Figure 20. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Bypass Mode)

Figure 31 provides the AC test load for TDO and the boundary-scan outputs of the MPC8560.



Figure 31. AC Test Load for the JTAG Interface

Figure 32 provides the JTAG clock input timing diagram.



VM = Midpoint Voltage (OV<sub>DD</sub>/2)

### Figure 32. JTAG Clock Input Timing Diagram

Figure 33 provides the  $\overline{\text{TRST}}$  timing diagram.



Figure 34 provides the boundary-scan timing diagram.



VM = Midpoint Voltage (OV<sub>DD</sub>/2)



RapidIO



Figure 43. Example Compliance Mask

Y = minimum data valid amplitude

Z = maximum amplitude

1 UI = 1 unit interval = 1/baud rate

X1 = end of zero crossing region

X2 = beginning of data valid window

 $DV = data valid window = 1 - 2 \times X2$ 

The waveform of the signal under test must fall within the unshaded area of the mask to be compliant. Different masks are used for the driver output and the receiver input allowing each to be separately specified.

## **13.3.1 RapidIO Driver AC Timing Specifications**

Driver AC timing specifications are provided in Table 48, Table 49, and Table 50. A driver shall comply with the specifications for each data rate/frequency for which operation of the driver is specified. Unless otherwise specified, these specifications are subject to the following conditions.

- The specifications apply over the supply voltage and ambient temperature ranges specified by the device vendor.
- The specifications apply for any combination of data patterns on the data signals.
- The output of a driver shall be connected to a 100  $\Omega$ ,  $\pm 1\%$ , differential (bridged) resistive load.
- Clock specifications apply only to clock signals.
- Data specifications apply only to data signals (FRAME, D[0:7]).

Table 48. RapidIO Driver AC Timing Specifications—500 Mbps Data Rate

Characteristic	Symbol	Rai	nge	Unit	Notes	
Unaracteristic	Symbol	Min	Мах	Onit	NOICES	
Differential output high voltage	V <sub>OHD</sub>	200	540	mV	1	
Differential output low voltage	V <sub>OLD</sub>	-540	-200	mV	1	

The eye pattern for a data signal is generated by making a large number of recordings of the signal and then overlaying the recordings. The number of recordings used to generate the eye shall be large enough that further increasing the number of recordings used does not cause the resulting eye pattern to change from one that complies with the RapidIO transmit mask to one that does not. Each data signal in the interface shall be carrying random or pseudo-random data when the recordings are made. If pseudo-random data is used, the length of the pseudo-random sequence (repeat length) shall be long enough that increasing the length of the sequence does not cause the resulting eye pattern to change from one that complies with the RapidIO transmit mask to one that does not comply with the mask. The data carried by any given data signal in the interface may not be correlated with the data carried by any other data signal in the interface. The zero-crossings of the clock associated with a data signal shall be used as the timing reference for aligning the multiple recordings of the data signal when the recordings are overlaid.

While the method used to make the recordings and overlay them to form the eye pattern is not specified, the method used shall be demonstrably equivalent to the following method. The signal under test is repeatedly recorded with a digital oscilloscope in infinite persistence mode. Each recording is triggered by a zero-crossing of the clock associated with the data signal under test. Roughly half of the recordings are triggered by positive-going clock zero-crossings and roughly half are triggered by negative-going clock zero-crossings. Each recording is at least 1.9 UI in length (to ensure that at least one complete eye is formed) and begins 0.5 UI before the trigger point (0.5 UI before the associated clock zero-crossing). Depending on the length of the individual recordings used to generate the eye pattern, one or more complete eyes will be formed. Regardless of the number of eyes, the eye whose center is immediately to the right of the trigger point is the eye used for compliance testing.

An example of an eye pattern generated using the above method with recordings 3 UI in length is shown in Figure 45. In this example, there is no skew between the signal under test and the associated clock used to trigger the recordings. If skew was present, the eye pattern would be shifted to the left or right relative to the oscilloscope trigger point.



Figure 45. Example Driver Output Eye Pattern

Characteristic	Symbol	Rar	nge	Unit	Notes
Unaracteristic	Symbol	Min	Мах	Onic	Notes
Duty cycle of the clock input	DC	47	53	%	1, 5
Data valid	DV	425	_	ps	2
Allowable static skew between any two data inputs within a 8-/9-bit group	t <sub>DPAIR</sub>	_	300	ps	3
Allowable static skew of data inputs to associated clock	t <sub>SKEW,PAIR</sub>	-200	200	ps	4

#### Table 53. RapidIO Receiver AC Timing Specifications—1 Gbps Data Rate

Notes:

1.Measured at  $V_{ID} = 0$  V.

2.Measured using the RapidIO receive mask shown in Figure 46.

3.See Figure 49.

4.See Figure 48 and Figure 49.

5.Guaranteed by design.

The compliance of receiver input signals RD[0:15] and RFRAME with their minimum data valid window (DV) specification shall be determined by generating an eye pattern for each of the data signals and comparing the eye pattern of each data signal with the RapidIO receive mask shown in Figure 46. The value of X2 used to construct the mask shall be  $(1 - DV_{min})/2$ . The ±100 mV minimum data valid and ±600 mV maximum input voltage values are from the DC specification. A signal is compliant with the data valid window specification if and only if the receive mask can be positioned on the signal's eye pattern such that the eye pattern falls entirely within the unshaded portion of the mask.



Figure 46. RapidIO Receive Mask

The eye pattern for a data signal is generated by making a large number of recordings of the signal and then overlaying the recordings. The number of recordings used to generate the eye shall be large enough that further increasing the number of recordings used does not cause the resulting eye pattern to change from one that complies with the RapidIO receive mask to one that does not. Each data signal in the interface shall be carrying random or pseudo-random data when the recordings are made. If pseudo-random data is used, the length of the pseudo-random sequence (repeat length) shall be long

Package and Pin Listings

# 14 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions.

# 14.1 Package Parameters for the MPC8560 FC-PBGA

The package parameters are as provided in the following list. The package type is  $29 \text{ mm} \times 29 \text{ mm}$ , 783 flip chip plastic ball grid array (FC-PBGA).

Die size	$12.2 \text{ mm} \times 9.5 \text{ mm}$
Package outline	$29 \text{ mm} \times 29 \text{ mm}$
Interconnects	783
Pitch	1 mm
Minimum module height	3.07 mm
Maximum module height	3.75 mm
Solder Balls	62 Sn/36 Pb/2 Ag
Ball diameter (typical)	0.5 mm

```
Thermal
```

# **15.4 Frequency Options**

Table 59 shows the expected frequency values for the platform frequency when using a CCB to SYSCLK ratio in comparison to the memory bus speed.

CCB to SYSCLK Ratio	SYSCLK (MHz)										
	16.67	25	33.33	41.63	66.67	83	100	111	133.33		
	Platform/CCB Frequency (MHz)										
2							200	222	267		
3					200	250	300	333			
4					267	333			-		
5				208	333		-				
6			200	250		-					
8		200	267	333							
9		225	300		_						
10		250	333								
12	200	300		_							
16	267		-								

Table 59. Frequency Options with Respect to Memory Bus Speeds

# 16 Thermal

This section describes the thermal specifications of the MPC8560.

# **16.1 Thermal Characteristics**

Table 60 provides the package thermal characteristics for the MPC8560.

 Table 60. Package Thermal Characteristics

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient Natural Convection on four layer board (2s2p)	R <sub>θJMA</sub>	16	°C/W	1, 2
Junction-to-ambient (@100 ft/min or 0.5 m/s) on four layer board (2s2p)	$R_{ extsf{ heta}JMA}$	14	°C/W	1, 2
Junction-to-ambient (@200 ft/min or 1 m/s) on four layer board (2s2p)	$R_{ extsf{ heta}JMA}$	12	°C/W	1, 2
Junction-to-board thermal	$R_{\theta JB}$	7.5	°C/W	3

#### Thermal

The spring mounting should be designed to apply the force only directly above the die. By localizing the force, rocking of the heat sink is minimized. One suggested mounting method attaches a plastic fence to the board to provide the structure on which the heat sink spring clips. The plastic fence also provides the opportunity to minimize the holes in the printed-circuit board and to locate them at the corners of the package. Figure 56 and Figure 57 provide exploded views of the plastic fence, heat sink, and spring clip.



Figure 56. Exploded Views (1) of a Heat Sink Attachment using a Plastic Force

# **17.6 Configuration Pin Muxing**

The MPC8560 provides the user with power-on configuration options which can be set through the use of external pull-up or pull-down resistors of 4.7 k $\Omega$  on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While  $\overline{\text{HRESET}}$  is asserted however, these pins are treated as inputs. The value presented on these pins while  $\overline{\text{HRESET}}$  is asserted, is latched when  $\overline{\text{HRESET}}$  deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Most of these sampled configuration pins are equipped with an on-chip gated resistor of approximately 20 k $\Omega$ . This value should permit the 4.7-k $\Omega$  resistor to pull the configuration pin to a valid logic low level. The pull-up resistor is enabled only during  $\overline{\text{HRESET}}$  (and for platform/system clocks after  $\overline{\text{HRESET}}$  deassertion to ensure capture of the reset value). When the input receiver is disabled the pull-up is also, thus allowing functional operation of the pin as an output with minimal signal quality or delay disruption. The default value for all configuration bits treated this way has been encoded such that a high voltage level puts the device into the default state and external resistors are needed only when non-default settings are required by the user.

Careful board layout with stubless connections to these pull-down resistors coupled with the large value of the pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

The platform PLL ratio and e500 PLL ratio configuration pins are not equipped with these default pull-up devices.

# **17.7 Pull-Up Resistor Requirements**

The MPC8560 requires high resistance pull-up resistors (10 k $\Omega$  is recommended) on open drain type pins including EPIC interrupt pins. I<sup>2</sup>C open drain type pins should be pulled up with ~1 k $\Omega$  resistors.

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 61. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.

TSEC1\_TXD[3:0] must not be pulled low during reset. Some PHY chips have internal pulldowns that could cause this to happen. If such PHY chips are used, then a pullup must be placed on these signals strong enough to restore these signals to a logical 1 during reset.

Three test pins also require pull-up resistors (100  $\Omega$  - 1 k $\Omega$ ). These pins are L1\_TSTCLK, L2\_TSTCLK, and <u>LSSD\_MODE</u>. These signals are for factory use only and must be pulled up to OVDD for normal machine operation.

Refer to the PCI 2.2 specification for all pull-ups required for PCI.

Rev. No.	Substantive Change(s)
3.2	Updated Table 1 and Table 2 with 1.0 GHz device parameter requirements. Added Section 2.1.2, "Power Sequencing". Added CPM port signal drive strength to Table 3. Updated Table 4 with Maximum power data. Updated Table 4 and Table 5 with 1 GHz speed grade information. Updated Table 6 with corrected typical I/O power numbers. Updated Table 7 Note 2 lower voltage measurement point. Replaced Table 7 Note 5 with spread spectrum clocking guidelines. Added to Table 8 rise and fall time information.
	Added Section 4.4, "Real Time Clock Timing". Added precharge information to Section 6.2.2, "DDR SDRAM Output AC Timing Specifications". Removed $V_{IL}$ and $V_{IH}$ references from Table 21, Table 22, Table 23, and Table 24. Added reference level note to Table 21, Table 22, Table 23, Table 24, Table 25, Table 26, and Table 27. Updated TXD references to TCG in Section 7.2.3.1, "TBI Transmit AC Timing Specifications". Updated t <sub>TTKHDX</sub> value in Table 25. Updated PMA_RX_CLK references to RX_CLK in Section 7.2.3.2, "TBI Receive AC Timing Specifications". Updated RXD references to RCG in Section 7.2.3.2, "TBI Receive AC Timing Specifications". Updated Table 27 Note 2. Corrected Table 29 f <sub>MDC</sub> and t <sub>MDC</sub> to reflect the correct minimum operating frequency. Updated Table 29 t <sub>MDKHDV</sub> and t <sub>MDKHDX</sub> values for clarification. Added t <sub>LBKHKT</sub> and updated Note 2 in Table 32. Corrected LGTA timing references in Figure 17. Updated Figure 18, Figure 20, and Figure 22. Corrected FCC output timing reference labels in Figure 24 and Figure 25. Updated Figure 50. Clarified Table 54 Note 5. Updated Table 55 and Table 56 with 1 GHz information.
	Added heat sink removal discussion to Section 16.2.3, "Thermal Interface Materials". Corrected and added 1 GHz part number to Table 63.
3.1	Updated Table 4 and Table 5. Added Table 6. Added MCK duty cycle to Table 16. Updated $f_{MDC}$ , $t_{MDC}$ , $t_{MDKHDV}$ , and $t_{MDKHDX}$ parameters in Table 29. Added LALE to $t_{LBKHOV3}$ parameter in Table 31 and Table 32, and updated Figure 17. Corrected active level designations of some of the pins in Table 54. Updated Table 63.

### Table 62. Document Revision History (continued)

**Device Nomenclature** 

## THIS PAGE INTENTIONALLY LEFT BLANK

## THIS PAGE INTENTIONALLY LEFT BLANK