



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | HCS12 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CANbus, SCI, SPI |
| Peripherals | LVD, POR, PWM, WDT |
| Number of I/O | 34 |
| Program Memory Size | 96КВ (96К х 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 6K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.72V ~ 5.5V |
| Data Converters | A/D 10x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-TFQFN Exposed Pad |
| Supplier Device Package | 48-QFN-EP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s12p96vft |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



| 10.2.4 PWM2 — Pulse Width Modulator Channel 2 Pin | 331 |
|---|-----|
| 10.2.5 PWM1 — Pulse Width Modulator Channel 1 Pin | 331 |
| 10.2.6 PWM0 — Pulse Width Modulator Channel 0 Pin | 331 |
| .3 Memory Map and Register Definition | 331 |
| 10.3.1 Module Memory Map | 331 |
| 10.3.2 Register Descriptions | 332 |
| .4 Functional Description | 352 |
| 10.4.1 PWM Clock Select | 352 |
| 10.4.2 PWM Channel Timers | 355 |
| .5 Resets | 362 |
| .6 Interrupts | 362 |

Chapter 11

Serial Communication Interface (S12SCIV5)

| 11.1 | Introduc | tion | 363 |
|------|------------|---|-----|
| | 11.1.1 | Glossary | 363 |
| | 11.1.2 | Features | 364 |
| | 11.1.3 | Modes of Operation | 364 |
| | 11.1.4 | Block Diagram | 365 |
| 11.2 | External | Signal Description | 365 |
| | 11.2.1 | TXD — Transmit Pin | 365 |
| | 11.2.2 | RXD — Receive Pin | 365 |
| 11.3 | Memory | Map and Register Definition | 365 |
| | 11.3.1 | Module Memory Map and Register Definition | 366 |
| | 11.3.2 | Register Descriptions | 366 |
| 11.4 | Function | nal Description | 376 |
| | 11.4.1 | Infrared Interface Submodule | 377 |
| | 11.4.2 | LIN Support | 378 |
| | 11.4.3 | Data Format | 378 |
| | 11.4.4 | Baud Rate Generation | 380 |
| | 11.4.5 | Transmitter | 381 |
| | 11.4.6 | Receiver | 386 |
| | 11.4.7 | Single-Wire Operation | 394 |
| | 11.4.8 | Loop Operation | 395 |
| 11.5 | Initializa | ation/Application Information | 395 |
| | 11.5.1 | Reset Initialization | 395 |
| | 11.5.2 | Modes of Operation | 395 |
| | 11.5.3 | Interrupt Operation | 396 |
| | 11.5.4 | Recovery from Wait Mode | 398 |
| | 11.5.5 | Recovery from Stop Mode | 398 |

Chapter 12 Serial Peripheral Interface (S12SPIV5)

| 12.1 Introduction | | • | | | | • | • | • | • | | • | | • | • | • | • | • | • | | | | | • | | • | |
|-------------------|--|---|--|--|--|---|---|---|---|--|---|--|---|---|---|---|---|---|--|--|--|--|---|--|---|--|
|-------------------|--|---|--|--|--|---|---|---|---|--|---|--|---|---|---|---|---|---|--|--|--|--|---|--|---|--|





Table 2-29. PTIM Register Field Descriptions

| Field | Description |
|-------|---|
| 5-0 | Port M input data — |
| PTIM | A read always returns the buffered input state of the associated pin. It can be used to detect overload or short circuit conditions on output pins. |

2.3.34 Port M Data Direction Register (DDRM)



Access: User read/write⁽¹⁾

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|---|--------|---------|---------|---------|--------|--------|
| R | 0 | 0 | | | אפטט | לאפטט | | |
| w | | | DDRIND | DDRIVI4 | DDRIVIS | DDRIVIZ | DDRIMT | DDRINU |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 2-32. Port M Data Direction Register (DDRM)

1. Read: Anytime Write: Anytime

Table 2-30. DDRM Register Field Descriptions

| Field | Description |
|-----------|--|
| 5 DDRM | Port M data direction — This bit determines whether the associated pin is an input or output. Depending on the configuration of the enabled SPI the I/O state will be forced to be input or output. In this case the data direction bit will not change. |
| | 1 Associated pin is configured as output 0 Associated pin is configured as input |
| 4 DDRM | Port M data direction— This bit determines whether the associated pin is an input or output. Depending on the configuration of the enabled SPI the I/O state will be forced to be input or output. In this case the data direction bit will not change. |
| | 0 Associated pin is configured as input |
| 3 DDRM | Port M data direction — This bit determines whether the associated pin is an input or output. Depending on the configuration of the enabled SPI the I/O state will be forced to be input or output. In this case the data direction bit will not change. |
| | 1 Associated pin is configured as output 0 Associated pin is configured as input |





Figure 2-66. Pulse Illustration

A valid edge on an input is detected if 4 consecutive samples of a passive level are followed by 4 consecutive samples of an active level directly or indirectly.

The filters are continuously clocked by the bus clock in RUN and WAIT mode. In STOP mode the clock is generated by an RC-oscillator in the Port Integration Module. To maximize current saving the RC oscillator runs only if the following condition is true on any pin individually:

Sample count <= 4 and interrupt enabled (PIE=1) and interrupt flag not set (PIF=0).

2.5 Initialization Information

2.5.1 Port Data and Data Direction Register writes

It is not recommended to write PORTx/PTx and DDRx in a word access. When changing the register pins from inputs to outputs, the data may have extra transitions during the write access. Initialize the port data register before enabling the outputs.

⁷ Map Control (S12PMMCV1)

| Address | Register Name | | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 | | | | | |
|---------|------------------|--------|-------|-----------------------------|------|------|------|------|------|-------|--|--|--|--|--|
| 0x000A | Reserved | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | |
| | | w | | | | | | | | | | | | | |
| 0x000B | MODE | R | MODC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | |
| | W | MODO | | | | | | | | | | | | | |
| 0x0010 | Reserved | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | |
| | | w | | | | | | | | | | | | | |
| 0x0011 | DIRECT | R W | DP15 | DP14 | DP13 | DP12 | DP11 | DP10 | DP9 | DP8 | | | | | |
| 0x0012 | Reserved | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | |
| | | w | | | | | | | | | | | | | |
| 0x0013 | Reserved | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | |
| | | w | | | | | | | | | | | | | |
| 0x0014 | Reserved | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | |
| | | w | | | | | | | | | | | | | |
| 0x0015 | PPAGE | R | 0 | 0 | 0 | 0 | DIV2 | DIV2 | DIV1 | BIXO | | | | | |
| | | w | | | | | FIAS | | | FIAU | | | | | |
| | | | | = Unimplemented or Reserved | | | | | | | | | | | |

Figure 3-2. MMC Register Summary

3.3.2 Register Descriptions

This section consists of the S12PMMC control register descriptions in address order.

3.3.2.1 Mode Register (MODE)





| Global Address | Register Name | | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|-------------------------------------|------------------|--------|--------|--------------|-------------|---------|------------|-----------|--------------|--------|
| 0x3_FF05 | Reserved | R | Х | Х | Х | Х | Х | X | Х | Х |
| | | W | | | | | | | | |
| 0x3_FF06 | BDMCCR | R W | CCR7 | CCR6 | CCR5 | CCR4 | CCR3 | CCR2 | CCR1 | CCR0 |
| 0x3_FF07 | Reserved | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | w | | | | | | | | |
| 0x3_FF08 | BDMPPR | R | | 0 | 0 | 0 | | | | |
| | | W | BPAE | | | | ВРРЗ | BPP2 | BPP1 | BPP0 |
| 0x3_FF09 | Reserved | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | W | | | | | | | | |
| 0x3_FF0A | Reserved | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | W | | | | | | | | |
| 0x3_FF0B | Reserved | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | w | | | | | | | | |
| | | | |] = Unimpler | mented, Res | erved | | = Impleme | nted (do not | alter) |
| X= Indeterminate0= Always read zero | | | | | | | | | | |
| | | - | Figure | - 5-2 RDM | Pogistor | Summary | (continued | - | | |

Figure 5-2. BDM Register Summary (continued)

5.3.2.1 BDM Status Register (BDMSTS)

Register Global Address 0x3_FF01



- 1. ENBDM is read as 1 by a debugging environment in special single chip mode when the device is not secured or secured but fully erased (Flash). This is because the ENBDM bit is set by the standard BDM firmware before a BDM command can be fully transmitted and executed.
- 2. UNSEC is read as 1 by a debugging environment in special single chip mode when the device is secured and fully erased, else it is 0 and can only be read if not secure (see also bit description).

Figure 5-3. BDM Status Register (BDMSTS)



6.3 Memory Map and Registers

6.3.1 Module Memory Map

A summary of the registers associated with the DBG sub-block is shown in Figure 6-2. Detailed descriptions of the registers and bits are given in the subsections that follow.

| Address | Name | _ | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 | |
|---------------------|---------|--------|------------------|-----------|--------|--------|--------|--------|--------|-------------|--|
| 0x0020 | DBGC1 | R W | ARM | 0 TRIG | 0 | BDM | DBGBRK | 0 | CON | / RV | |
| | | R | ¹ TBF | 0 | 0 | 0 | 0 | SSF2 | SSF1 | SSF0 | |
| 0x0021 | DBGSR | w | | | | | | | | | |
| 0x0022 | DBGTCR | R W | 0 | TSOURCE | 0 | 0 | TRC | MOD | 0 | TALIGN | |
| 0x0023 | DBGC2 | R W | 0 | 0 | 0 | 0 | 0 | 0 | AB | СМ | |
| 0x0024 | DBGTBH | R W | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | |
| 0×0025 | DBGTBI | R | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
| 070023 | DDGTDL | W | | | | | | | | | |
| 0x0026 | DBGCNT | R W | ¹ TBF | 0 | | | 10 | NT | | | |
| 0x0027 | DBGSCRX | R W | 0 | 0 | 0 | 0 | SC3 | SC2 | SC1 | SC0 | |
| 0x0027 | DBGMFR | R | 0 | 0 | 0 | 0 | 0 | MC2 | MC1 | MC0 | |
| 2 0 0000 | | vv [| | | | | | | | | |
| ² 0x0028 | DBGACTL | R W | SZE | SZ | TAG | BRK | RW | RWE | NDB | COMPE | |
| ³ 0x0028 | DBGBCTL | R W | SZE | SZ | TAG | BRK | RW | RWE | 0 | COMPE | |
| ⁴ 0x0028 | DBGCCTL | R W | 0 | 0 | TAG | BRK | RW | RWE | 0 | COMPE | |
| 0x0029 | DBGXAH | R W | 0 | 0 | 0 | 0 | 0 | 0 | Bit 17 | Bit 16 | |
| 0x002A | DBGXAM | R W | Bit 15 | 14 | 13 | 12 | 11 | 10 | 9 | Bit 8 | |
| 0x002B | DBGXAL | R W | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 | |
| 0x002C | DBGADH | R W | Bit 15 | 14 | 13 | 12 | 11 | 10 | 9 | Bit 8 | |
| 0x002D | DBGADL | R W | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 | |

Figure 6-2. Quick Reference to DBG Registers

Figure 7-1. Block diagram of S12CPMU

Figure 7-2 shows a block diagram of the OSCLCP.



Figure 7-2. OSCLCP Block Diagram

7.2 Signal Description

This section lists and describes the signals that connect off chip.

7.2.1 **RESET**

RESET is an active-low bidirectional pin. As an input it initializes the MCU asynchronously to a known start-up state. As an open-drain output it indicates that an MCU-internal reset has been triggered.

7.2.2 EXTAL and XTAL

These pins provide the interface for a crystal to control the internal clock generator circuitry. EXTAL is the external clock input or the input to the crystal oscillator amplifier. XTAL is the output of the crystal oscillator amplifier. The MCU internal OSCCLK is derived from the EXTAL input frequency. If OSCE=0,

7.3.2.20 S12CPMU IRC1M Trim Registers (CPMUIRCTRIMH / CPMUIRCTRIML)



After de-assert of System Reset a factory programmed trim value is automatically loaded from the Flash memory to provide trimmed Internal Reference Frequency f_{IRC1M_TRIM} .





After de-assert of System Reset a factory programmed trim value is automatically loaded from the Flash memory to provide trimmed Internal Reference Frequency f_{IRC1M_TRIM} .

Figure 7-25. S12CPMU IRC1M Trim Low Register (CPMUIRCTRIML)

Read: Anytime

Write: If PROT=0 (CPMUPROT register), then write anytime. Else write has no effect

NOTE

Writes to these registers while PLLSEL=1 clears the LOCK and UPOSC status bits.

Table 7-20. CPMUIRCTRIMH/L Field Descriptions

| Field | Description |
|----------------------|--|
| 15-12 TCTRIM[3:0] | IRC1M temperature coefficient Trim Bits Trim bits for the Temperature Coefficient (TC) of the IRC1M frequency. Table 7-21 shows the influence of the bits TCTRIM3:0] on the relationship between frequency and temperature. Figure 7-27 shows an approximate TC variation, relative to the nominal TC of the IRC1M (i.e. for TCTRIM[3:0]=0000 or 1000). |
| 9-0 IRCTRIM[9:0] | $\label{eq:result} \begin{array}{l} \mbox{IRC1M Frequency Trim Bits} - \mbox{Trim bits} for Internal Reference Clock \\ \mbox{After System Reset the factory programmed trim value is automatically loaded into these registers, resulting in a Internal Reference Frequency f_{IRC1M_TRIM}. See device electrical characteristics for value of f_{IRC1M_TRIM}. \\ \mbox{The frequency trimming consists of two different trimming methods:} \\ \mbox{A rough trimming controlled by bits IRCTRIM[9:6] can be done with frequency leaps of about 6% in average. \\ \mbox{A fine trimming controlled by the bits IRCTRIM[5:0] can be doe with frequency leaps of about 0.3% (this trimming determines the precision of the frequency setting of 0.15%, i.e. 0.3% is the distance between two trimming values). \\ \mbox{Figure 7-26 shows the relationship between the trim bits and the resulting IRC1M frequency.} \end{array}$ |



| Module Base | + 0x000C to N | lodule Base + | 0x000D | ~~~~~~~ | xxxxxxxx ~~~~~~ | ~~~~~~ | Access: Use | r read/write ⁽¹⁾ |
|-------------|---------------|---------------|--------|---------|--------------------|--------|-------------|-----------------------------|
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| w | | | | | | | | |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | = Unimplem | nented | | | | | |

Figure 8-16. MSCAN Reserved Register

1. Read: Always reads zero in normal system operation modes Write: Unimplemented in normal system operation modes

NOTE

Writing to this register when in special systm operating modes can alter the MSCAN functionality.

8.3.2.14 MSCAN Miscellaneous Register (CANMISC)

This register provides additional features.



1. Read: Anytime

Write: Anytime; write of '1' clears flag; write of '0' ignored

| Field | Description |
|--------|---|
| 0 | Bus-off State Hold Until User Request — If BORM is set in MSCAN Control Register 1 (CANCTL1), this bit |
| BOHOLD | indicates whether the module has entered the bus-off state. Clearing this bit requests the recovery from bus-off. |
| | Refer to Section 8.5.2, "Bus-Off Recovery," for details. |
| | 0 Module is not bus-off or recovery has been requested by user in bus-off state |
| | 1 Module is bus-off and holds this state until user request |

8.3.2.15 MSCAN Receive Error Counter (CANRXERR)

This register reflects the status of the MSCAN receive error counter.



1. Read: Anytime

Write: Anytime in initialization mode (INITRQ = 1 and INITAK = 1)

Table 8-25. CANIDMR4–CANIDMR7 Register Field Descriptions

| Field | Description |
|----------------|---|
| 7-0 AM[7:0] | Acceptance Mask Bits — If a particular bit in this register is cleared, this indicates that the corresponding bit in the identifier acceptance register must be the same as its identifier bit before a match is detected. The message is accepted if all such bits match. If a bit is set, it indicates that the state of the corresponding bit in the identifier acceptance register does not affect whether or not the message is accepted. 0 Match corresponding acceptance code register and identifier bits 1 Ignore corresponding acceptance code register bit |

8.3.3 Programmer's Model of Message Storage

The following section details the organization of the receive and transmit message buffers and the associated control registers.

To simplify the programmer interface, the receive and transmit message buffers have the same outline. Each message buffer allocates 16 bytes in the memory map containing a 13 byte data structure.

An additional transmit buffer priority register (TBPR) is defined for the transmit buffers. Within the last two bytes of this memory map, the MSCAN stores a special 16-bit time stamp, which is sampled from an internal timer after successful transmission or reception of a message. This feature is only available for transmit and receiver buffers, if the TIME bit is set (see Section 8.3.2.1, "MSCAN Control Register 0 (CANCTL0)").

The time stamp register is written by the MSCAN. The CPU can only read these registers.



8.3.3.1.1 IDR0–IDR3 for Extended Identifier Mapping



Figure 8-26. Identifier Register 0 (IDR0) — Extended Identifier Mapping

| Table 8-27. IDR0 Register Field | Descriptions — Extended |
|---------------------------------|--------------------------------|
|---------------------------------|--------------------------------|

| Field | Description |
|------------------|--|
| 7-0 ID[28:21] | Extended Format Identifier — The identifiers consist of 29 bits (ID[28:0]) for the extended format. ID28 is the most significant bit and is transmitted first on the CAN bus during the arbitration procedure. The priority of an identifier is defined to be highest for the smallest binary number. |

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|------|------|------|----------|----------|------|------|------|
| R W | ID20 | ID19 | ID18 | SRR (=1) | IDE (=1) | ID17 | ID16 | ID15 |
| Reset: | x | x | x | x | x | x | x | x |

Figure 8-27. Identifier Register 1 (IDR1) — Extended Identifier Mapping

Table 8-28. IDR1 Register Field Descriptions — Extended

| Field | Description |
|------------------|--|
| 7-5 ID[20:18] | Extended Format Identifier — The identifiers consist of 29 bits (ID[28:0]) for the extended format. ID28 is the most significant bit and is transmitted first on the CAN bus during the arbitration procedure. The priority of an identifier is defined to be highest for the smallest binary number. |
| 4 SRR | Substitute Remote Request — This fixed recessive bit is used only in extended format. It must be set to 1 by the user for transmission buffers and is stored as received on the CAN bus for receive buffers. |
| 3 IDE | ID Extended — This flag indicates whether the extended or standard identifier format is applied in this buffer. In the case of a receive buffer, the flag is set as received and indicates to the CPU how to process the buffer identifier registers. In the case of a transmit buffer, the flag indicates to the MSCAN what type of identifier to send. 0 Standard format (11 bit) 1 Extended format (29 bit) |
| 2-0 ID[17:15] | Extended Format Identifier — The identifiers consist of 29 bits (ID[28:0]) for the extended format. ID28 is the most significant bit and is transmitted first on the CAN bus during the arbitration procedure. The priority of an identifier is defined to be highest for the smallest binary number. |



| SC | CD | сс | СВ | СА | Analog Input Channel |
|----|----|----|----|----|---|
| 0 | 0 | 0 | 0 | 0 | AN0 |
| | 0 | 0 | 0 | 1 | AN1 |
| | 0 | 0 | 1 | 0 | AN2 |
| | 0 | 0 | 1 | 1 | AN3 |
| | 0 | 1 | 0 | 0 | AN4 |
| | 0 | 1 | 0 | 1 | AN5 |
| | 0 | 1 | 1 | 0 | AN6 |
| | 0 | 1 | 1 | 1 | AN7 |
| | 1 | 0 | 0 | 0 | AN8 |
| | 1 | 0 | 0 | 1 | AN9 |
| | 1 | 0 | 1 | 0 | AN9 |
| | 1 | 0 | 1 | 1 | AN9 |
| | 1 | 1 | 0 | 0 | AN9 |
| | 1 | 1 | 0 | 1 | AN9 |
| | 1 | 1 | 1 | 0 | AN9 |
| | 1 | 1 | 1 | 1 | AN9 |
| 1 | 0 | 0 | 0 | 0 | Reserved |
| | 0 | 0 | 0 | 1 | SPECIAL17 |
| | 0 | 0 | 1 | Х | Reserved |
| | 0 | 1 | 0 | 0 | V _{RH} |
| | 0 | 1 | 0 | 1 | V _{RL} |
| | 0 | 1 | 1 | 0 | (V _{RH} +V _{RL}) / 2 |
| | 0 | 1 | 1 | 1 | Reserved |
| | 1 | Х | Х | Х | Reserved |

Table 9-15. Analog Input Channel Select Coding

9.3.2.7 ATD Status Register 0 (ATDSTAT0)

This register contains the Sequence Complete Flag, overrun flags for external trigger and FIFO mode, and the conversion counter.

Module Base + 0x0006



Figure 9-9. ATD Status Register 0 (ATDSTAT0)



lidth Modulator (PWM8B6CV1) Block Description

Read: anytime

Write: anytime (causes the scale counter to load the PWMSCLA value)

10.3.2.10 PWM Scale B Register (PWMSCLB)

PWMSCLB is the programmable scale value used in scaling clock B to generate clock SB. Clock SB is generated by taking clock B, dividing it by the value in the PWMSCLB register and dividing that by two.

Clock SB = Clock B / (2 * PWMSCLB)

NOTE

When PWMSCLB = 0x0000, PWMSCLB value is considered a full scale value of 256. Clock B is thus divided by 512.

Any value written to this register will cause the scale counter to load the new scale value (PWMSCLB).



Figure 10-12. PWM Scale B Register (PWMSCLB)

Read: anytime

Write: anytime (causes the scale counter to load the PWMSCLB value).

10.3.2.11 Reserved Registers (PWMSCNTx)

The registers PWMSCNTA and PWMSCNTB are reserved for factory testing of the PWM module and are not available in normal modes.



Figure 10-13. Reserved Register (PWMSCNTA)



NOTE

In single-wire operation data from the TXD pin is inverted if RXPOL is set.

11.4.8 Loop Operation

In loop operation the transmitter output goes to the receiver input. The RXD pin is disconnected from the SCI.



Figure 11-31. Loop Operation (LOOPS = 1, RSRC = 0)

Enable loop operation by setting the LOOPS bit and clearing the RSRC bit in SCI control register 1 (SCICR1). Setting the LOOPS bit disables the path from the RXD pin to the receiver. Clearing the RSRC bit connects the transmitter output to the receiver input. Both the transmitter and receiver must be enabled (TE = 1 and RE = 1).

NOTE

In loop operation data from the transmitter is not recognized by the receiver if RXPOL and TXPOL are not the same.

11.5 Initialization/Application Information

11.5.1 Reset Initialization

See Section 11.3.2, "Register Descriptions".

11.5.2 Modes of Operation

11.5.2.1 Run Mode

Normal mode of operation.

To initialize a SCI transmission, see Section 11.4.5.2, "Character Transmission".

11.5.2.2 Wait Mode

SCI operation in wait mode depends on the state of the SCISWAI bit in the SCI control register 1 (SCICR1).

- If SCISWAI is clear, the SCI operates normally when the CPU is in wait mode.
- If SCISWAI is set, SCI clock generation ceases and the SCI module enters a power-conservation state when the CPU is in wait mode. Setting SCISWAI does not affect the state of the receiver enable bit, RE, or the transmitter enable bit, TE.



new byte can be written to the SCIDRH/L for transmission.Clear TDRE by reading SCI status register 1 with TDRE set and then writing to SCI data register low (SCIDRL).

11.5.3.1.2 TC Description

The TC interrupt is set by the SCI when a transmission has been completed. Transmission is completed when all bits including the stop bit (if transmitted) have been shifted out and no data is queued to be transmitted. No stop bit is transmitted when sending a break character and the TC flag is set (providing there is no more data queued for transmission) when the break character has been shifted out. A TC interrupt indicates that there is no transmission in progress. TC is set high when the TDRE flag is set and no data, preamble, or break character is being transmitted. When TC is set, the TXD pin becomes idle (logic 1). Clear TC by reading SCI status register 1 (SCISR1) with TC set and then writing to SCI data register low (SCIDRL).TC is cleared automatically when data, preamble, or break is queued and ready to be sent.

11.5.3.1.3 RDRF Description

The RDRF interrupt is set when the data in the receive shift register transfers to the SCI data register. A RDRF interrupt indicates that the received data has been transferred to the SCI data register and that the byte can now be read by the MCU. The RDRF interrupt is cleared by reading the SCI status register one (SCISR1) and then reading SCI data register low (SCIDRL).

11.5.3.1.4 OR Description

The OR interrupt is set when software fails to read the SCI data register before the receive shift register receives the next frame. The newly acquired data in the shift register will be lost in this case, but the data already in the SCI data registers is not affected. The OR interrupt is cleared by reading the SCI status register one (SCISR1) and then reading SCI data register low (SCIDRL).

11.5.3.1.5 IDLE Description

The IDLE interrupt is set when 10 consecutive logic 1s (if M = 0) or 11 consecutive logic 1s (if M = 1) appear on the receiver input. Once the IDLE is cleared, a valid frame must again set the RDRF flag before an idle condition can set the IDLE flag. Clear IDLE by reading SCI status register 1 (SCISR1) with IDLE set and then reading SCI data register low (SCIDRL).

11.5.3.1.6 RXEDGIF Description

The RXEDGIF interrupt is set when an active edge (falling if RXPOL = 0, rising if RXPOL = 1) on the RXD pin is detected. Clear RXEDGIF by writing a "1" to the SCIASR1 SCI alternative status register 1.

11.5.3.1.7 BERRIF Description

The BERRIF interrupt is set when a mismatch between the transmitted and the received data in a single wire application like LIN was detected. Clear BERRIF by writing a "1" to the SCIASR1 SCI alternative status register 1. This flag is also cleared if the bit error detect feature is disabled.



12.2.3 SS — Slave Select Pin

This pin is used to output the select signal from the SPI module to another peripheral with which a data transfer is to take place when it is configured as a master and it is used as an input to receive the slave select signal when the SPI is configured as slave.

12.2.4 SCK — Serial Clock Pin

In master mode, this is the synchronous output clock. In slave mode, this is the synchronous input clock.

12.3 Memory Map and Register Definition

This section provides a detailed description of address space and registers used by the SPI.

12.3.1 Module Memory Map

The memory map for the SPI is given in Figure 12-2. The address listed for each register is the sum of a base address and an address offset. The base address is defined at the SoC level and the address offset is defined at the module level. Reads from the reserved bits return zeros and writes to the reserved bits have no effect.

| Register Name | | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|--------------------|--------|------------|--------------|--------------|------------|------------|------------|----------|----------|
| 0x0000 SPICR1 | R W | SPIE | SPE | SPTIE | MSTR | CPOL | СРНА | SSOE | LSBFE |
| 0x0001 SPICR2 | R W | 0 | XFRW | 0 | MODFEN | BIDIROE | 0 | SPISWAI | SPC0 |
| 0x0002 SPIBR | R W | 0 | SPPR2 | SPPR1 | SPPR0 | 0 | SPR2 | SPR1 | SPR0 |
| 0x0003 SPISR | R W | SPIF | 0 | SPTEF | MODF | 0 | 0 | 0 | 0 |
| 0x0004 SPIDRH | R W | R15 T15 | R14 T14 | R13 T13 | R12 T12 | R11 T11 | R10 T10 | R9 T9 | R8 T8 |
| 0x0005 SPIDRL | R W | R7 T7 | R6 T6 | R5 T5 | R4 T4 | R3 T3 | R2 T2 | R1 T1 | R0 T0 |
| 0x0006 Reserved | R W | | | | | | | | |
| 0x0007 Reserved | R W | | | | | | | | |
| | | |] = Unimplem | ented or Res | erved | | | | |

Figure 12-2. SPI Register Summary



NOTE

All values shown in Table A-19 are preliminary and subject to further characterization.

| Condit | Conditions are shown in Table A-4 unless otherwise noted | | | | | | | | | | | |
|--------|--|---|---------------------|-----|---------------------|-----|--------|--|--|--|--|--|
| Num | С | Rating | Symbol | Min | Тур | Мах | Unit | | | | | |
| | Program Flash Arrays | | | | | | | | | | | |
| 1 | С | Data retention at an average junction temperature of T_{Javg} = $85^{\circ}C^{(1)}$ after up to 10,000 program/erase cycles | t _{NVMRET} | 20 | 100 ⁽²⁾ | — | Years | | | | | |
| 2 | С | Program Flash number of program/erase cycles (-40°C \leq tj \leq 150°C) | n _{FLPE} | 10K | 100K ⁽³⁾ | — | Cycles | | | | | |
| | Data Flash Array | | | | | | | | | | | |
| 3 | С | Data retention at an average junction temperature of T_{Javg} = $85^{\circ}C^{1}$ after up to 50,000 program/erase cycles | t _{NVMRET} | 5 | 100 ² | — | Years | | | | | |
| 4 | С | Data retention at an average junction temperature of $T_{Javg} = 85^{\circ}C^{1}$ after up to 10,000 program/erase cycles | t _{NVMRET} | 10 | 100 ² | _ | Years | | | | | |
| 5 | С | Data retention at an average junction temperature of T_{Javg} = $85^{\circ}C^{1}$ after less than 100 program/erase cycles | t _{NVMRET} | 20 | 100 ² | _ | Years | | | | | |
| 6 | С | Data Flash number of program/erase cycles (-40°C \leq tj \leq 150°C) | n _{FLPE} | 50K | 500K ³ | — | Cycles | | | | | |

Table A-19. NVM Reliability Characteristics

1. T_{Javg} does not exceed 85°C in a typical temperature profile over the lifetime of a consumer, industrial or automotive application.

 Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines Typical Data Retention, please refer to Engineering Bulletin EB618

3. Spec table quotes typical endurance evaluated at 25°C for this product family. For additional information on how Freescale defines Typical Endurance, please refer to Engineering Bulletin EB619.

A.4 Phase Locked Loop

A.4.1 Jitter Definitions

With each transition of the feedback clock, the deviation from the reference clock is measured and input voltage to the VCO is adjusted accordingly. The adjustment is done continuously with no abrupt changes in the VCOCLK frequency. Noise, voltage, temperature and other factors cause slight variations in the control loop resulting in a clock jitter. This jitter affects the real minimum and maximum clock periods as illustrated in Figure A-2.



0x001A-0x001B Part ID Registers

| Address | Name | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | | |
|---------|---------|---|-------|-------|-------|---------|-------|-------|-------|-------|--|--|
| 0x001A | PARTIDH | R | | | | PARTIDH | | | | | | |
| | | W | | | | | | | | | | |
| 0x001B | PARTIDL | R | | | | PAR | TIDL | | | | | |
| | | w | | | | | | | | | | |

0x001C-0x001F Port Intergartion Module (PIM) Map 3 of 4

| Address | Name | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
|---------|----------|---------|-------|--------|-------|-------|-------|-------|-------|-------|---|
| 0x001C | ECLKCTL | R W | NECLK | NCLKX2 | DIV16 | EDIV4 | EDIV3 | EDIV2 | EDIV1 | EDIV0 | |
| 0x001D | Reserved | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | W | | | | | | | | | |
| 0x001E | IRQCR | IROCR R | R | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | W | | | | | | | | | |
| 0x001F | Pacanyod | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | neserveu | W | | | | | | | | | |

0x0020-0x002F Debug Module (S12SDBG) Map

| Address | Name | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | | |
|---------|---------|-------------|-----------|----------|--------|--------|--------|--------|---|---------|-----|-----|
| 0x0020 | | R | | 0 | 0 | BDM | DBGBRK | 0 | COMRV | | | |
| | DBGCT | W | | TRIG | | | | | | | | |
| 0x0021 | DBGSB | BGSR R W | TBF | 0 | 0 | 0 | 0 | SSF2 | SSF1 | SSF0 | | |
| | DEGSI | | | | | | | | | | | |
| 0x0022 | DBGTCR | R | 0 | TSOURCE | 0 | 0 | TRCMOD | | 0 | TALICN | | |
| 070022 | Destor | W | | TOODINOL | | | | NOD | | IALIGIN | | |
| 0x0023 | DBGC2 | R | 0 | 0 | 0 | 0 | 0 0 | | ABCM | | | |
| 0x0020 | DDCC2 | W | | | | | | | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | |
| 0x0024 | DBGTBH | R | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | | |
| | | W | | | | | | | | | | |
| 0x0025 | DBGTBL | R | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | | |
| 0/10020 | | W | | | | | | | | | | |
| 0x0026 | DBGCNT | R | TBF | 0 | | | | | | | | |
| | | | | W | | | | | | | | |
| 0x0027 | DBGSCRX | DBGSCRX | DBGSCRX R | R | 0 | 0 | 0 | 0 | SC3 | SC2 | SC1 | SC0 |
| | | W | | | | | | | | | | |
| 0x0027 | DBGMFR | DBGMFR | DBGMFR R | 0 | 0 | 0 | 0 | 0 | MC2 | MC1 | MC0 | |
| | | W | | | | | | | | | | |
| 0x0028 | DBGACTL | R | R SZE | sz | TAG | BRK | RW | RWE | 0 | COMPE | | |
| (') | - | W | | | | | | | | | | |
| 0x0028 | DBGBCTL | R | SZE | SZ | TAG | BRK | RW | RWE | 0 | COMPE | | |
| (~) | | W | | | | | | | | | | |



MSCAN Foreground Receive and Transmit Buffer Layout

| Address | Name | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|-----------|---|-------|-------|-------|-------|-------|-------|-------|-------|
| 0xXX1E | CANxTTSRH | R | TSR15 | TSR14 | TSR13 | TSR12 | TSR11 | TSR10 | TSR9 | TSR8 |
| | | W | | | | | | | | |
| 0xXX1F | CANxTTSRL | R | TSR7 | TSR6 | TSR5 | TSR4 | TSR3 | TSR2 | TSR1 | TSR0 |
| | | W | | | | | | | | |

0x0180-023F Reserved

| Address | Name | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------------------|----------|---|-------|-------|-------|-------|-------|-------|-------|-------|
| 0x0180- 0x023F | Reserved | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | W | | | | | | | | |

0x0240 -0x027F Port Integration Module (PIM) Map 4 of 4

| Address | Name | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|----------|--------|--------|--------|--------|--------|-------|--------|--------|--------|
| 0x0240 | PTT | R W | PTT7 | PTT6 | PTT5 | PTT4 | PTT3 | PTT2 | PTT1 | PTT0 |
| 0v0241 | PTIT | R[| PTIT7 | PTIT6 | PTIT5 | PTIT4 | PTIT3 | PTIT2 | PTIT1 | PTIT0 |
| 070241 | 1 111 | W | | | | | | | | |
| 0x0242 | DDRT | R W | DDRT7 | DDRT6 | DDRT5 | DDRT4 | DDRT3 | DDRT2 | DDRT1 | DDRT0 |
| 0x0243 | RDRT | R W | RDRT7 | RDRT6 | RDRT5 | RDRT4 | RDRT3 | RDRT2 | RDRT1 | RDRT0 |
| 0x0244 | PERT | R W | PERT7 | PERT6 | PERT5 | PERT4 | PERT3 | PERT2 | PERT1 | PERT0 |
| 0x0245 | PPST | R W | PPST7 | PPST6 | PPST5 | PPST4 | PPST3 | PPST2 | PPST1 | PPST0 |
| 0x0246 | Reserved | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | W | | | | | | | | |
| 0x0247 | PTTRR | R W | PTTRR7 | PTTRR6 | PTTRR5 | PTTRR4 | 0 | PTTRR2 | PTTRR1 | PTTRR0 |