E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	HCS12
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	49
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.72V ~ 5.5V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s12p32j0mlhr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



	A.1.10 Supply Currents	510
A.2	ATD Characteristics	512
	A.2.1 ATD Operating Characteristics.	512
	A.2.2 Factors Influencing Accuracy	513
	A.2.3 ATD Accuracy	514
A.3	NVM	518
	A.3.1 Timing Parameters	518
	A.3.2 NVM Reliability Parameters.	522
A.4	Phase Locked Loop	523
	A.4.1 Jitter Definitions	523
	A.4.2 Electrical Characteristics for the PLL.	525
A.5	Electrical Characteristics for the IRC1M	525
A.6	Electrical Characteristics for the Oscillator (OSCLCP)	526
A.7	Reset Characteristics	526
A.8	Electrical Specification for Voltage Regulator	527
A.9	Chip Power-up and Voltage Drops	527
A.10	MSCAN	529
A.11	SPI Timing	529
	A.11.1 Master Mode	529
	A.11.2 Slave Mode	531

Appendix B Ordering Information

Appendix C

Package Information

C .1	80 QFP Package Mechanical Outline	. 536
C.2	48 QFN Package Mechanical Outline	. 539
C.3	64 LQFP Package Mechanical Outline	. 542

Appendix D Detailed Register Address Map

D.1	Detailed Register Map	54	5
-----	-----------------------	----	---

Port	Offset or Address	Register	Access	Reset Value	Section/Page
S	0x0248	PTS—Port S Data Register	R/W	0x00	2.3.24/2-77
	0x0249	PTIS—Port S Input Register	R	4	2.3.25/2-77
	0x024A	DDRS—Port S Data Direction Register	R/W	0x00	2.3.26/2-78
	0x024B	RDRS—Port S Reduced Drive Register	R/W	0x00	2.3.27/2-79
	0x024C	PERS—Port S Pull Device Enable Register	R/W	0xFF	2.3.28/2-79
	0x024D	PTPS—Port S Polarity Select Register	R/W	0x00	2.3.29/2-80
	0x024E	WOMS—Port S Wired-Or Mode Register	R/W	0x00	2.3.30/2-80
	0x024F	PIM Reserved	R	0x00	2.3.39/2-86
М	0x0250	PTM—Port M Data Register	R/W	0x00	2.3.32/2-81
	0x0251	PTIM—Port M Input Register	R	4	2.3.33/2-82
	0x0252	DDRM—Port M Data Direction Register	R/W	0x00	2.3.34/2-83
	0x0253	RDRM—Port M Reduced Drive Register	R/W	0x00	2.3.35/2-84
	0x0254	PERM—Port M Pull Device Enable Register	R/W	0x00	2.3.36/2-85
	0x0255	PPSM—Port M Polarity Select Register	R/W	0x00	2.3.37/2-85
	0x0256	WOMM—Port M Wired-Or Mode Register	R/W	0x00	2.3.38/2-86
	0x0257	PIM Reserved	R	0x00	2.3.39/2-86
Р	0x0258	PTP—Port P Data Register	R/W	0x00	2.3.40/2-87
	0x0259	PTIP—Port P Input Register	R	4	2.3.41/2-88
	0x025A	DDRP—Port P Data Direction Register	R/W	0x00	2.3.42/2-88
	0x025B	RDRP—Port P Reduced Drive Register	R/W	0x00	2.3.43/2-89
	0x025C	PERP—Port P Pull Device Enable Register	R/W	0x00	2.3.44/2-90
	0x025D	PTPP—Port P Polarity Select Register	R/W	0x00	2.3.45/2-90
	0x025E	PIEP—Port P Interrupt Enable Register	R/W	0x00	2.3.46/2-91
	0x025F	PIFP—Port P Interrupt Flag Register	R/W	0x00	2.3.47/2-91
	0x0260	PIM Reserved	R	0x00	2.3.48/2-92
	: 0x0267				

Table 2-2. Block Memory Map (continued)



Port Integration Module (S12PPIMV1)

Register Name		Bit 7	6	5	4	3	2	1	Bit 0
0x025E PIEP	R W	PIEP7	0	PIEP5	PIEP4	PIEP3	PIEP2	PIEP1	PIEP0
0x025F PIFP	R W	PIFP7	0	PIFP5	PIFP4	PIFP3	PIFP2	PIFP1	PIFP0
Reserved	R W	0	0	0	0	0	0	0	0
0x0261 Reserved	R W	0	0	0	0	0	0	0	0
0x0262 Reserved	R W	0	0	0	0	0	0	0	0
0x0263 Reserved	R W	0	0	0	0	0	0	0	0
0x0264 Reserved	R W	0	0	0	0	0	0	0	0
0x0265 Reserved	R W	0	0	0	0	0	0	0	0
0x0266 Reserved	R W	0	0	0	0	0	0	0	0
0x0267 Reserved	R W	0	0	0	0	0	0	0	0
0x0268 PTJ	R W	PTJ7	PTJ6	0	0	0	PTJ2	PTJ1	PTJ0
0x0269 PTIJ	R W	PTIJ7	PTIJ6	0	0	0	PTIJ2	PTIJ1	PTIJ0
0x026A DDRJ	R W	DDRJ7	DDRJ6	0	0	0	DDRJ2	DDRJ1	DDRJ0
0x026B RDRJ	R W	RDRJ7	RDRJ6	0	0	0	RDRJ2	RDRJ1	RDRJ0
0x026C PERJ	R W	PERJ7	PERJ6	0	0	0	PERJ2	PERJ1	PERJ0
			= Unimpleme	ented or Reser	ved				



2.3.52 Port J Reduced Drive Register (RDRJ)



Table 2-46. RDRJ Register Field Descriptions

Field	Description	
7-6, 2-0 RDRJ	Port J reduced drive —Select reduced drive for output pin This bit configures the drive strength of the associated output pin as either full or reduced. If a pin is used as input this bit has no effect. The reduced drive function is independent of which function is being used on a particular pin. 1 Reduced drive selected (approx. 1/5 of the full drive strength) 0 Full drive strength enabled	

2.3.53 Port J Pull Device Enable Register (PERJ)



Table 2-47. PERJ Register Field Descriptions

Field	Description
7-6, 2-0 PERJ	 Port J pull device enable—Enable pull device on input pin This bit controls whether a pull device on the associated port input pin is active. If a pin is used as output this bit has no effect. The polarity is selected by the related polarity select register bit. 1 Pull device enabled
	0 Pull device disabled





Figure 5-8. BDM Target-to-Host Serial Bit Timing (Logic 1)

Figure 5-9 shows the host receiving a logic 0 from the target. Since the host is asynchronous to the target, there is up to a one clock-cycle delay from the host-generated falling edge on BKGD to the start of the bit time as perceived by the target. The host initiates the bit time but the target finishes it. Since the target wants the host to receive a logic 0, it drives the BKGD pin low for 13 target clock cycles then briefly drives it high to speed up the rising edge. The host samples the bit level about 10 target clock cycles after starting the bit time.



Figure 5-9. BDM Target-to-Host Serial Bit Timing (Logic 0)

S12P-Family Reference Manual, Rev. 1.13

This information is being provided so that the MCU integrator will be aware that such a conflict could occur.

The hardware handshake protocol is enabled by the ACK_ENABLE and disabled by the ACK_DISABLE BDM commands. This provides backwards compatibility with the existing POD devices which are not able to execute the hardware handshake protocol. It also allows for new POD devices, that support the hardware handshake protocol, to freely communicate with the target device. If desired, without the need for waiting for the ACK pulse.

The commands are described as follows:

- ACK_ENABLE enables the hardware handshake protocol. The target will issue the ACK pulse when a CPU command is executed by the CPU. The ACK_ENABLE command itself also has the ACK pulse as a response.
- ACK_DISABLE disables the ACK pulse protocol. In this case, the host needs to use the worst case delay time at the appropriate places in the protocol.

The default state of the BDM after reset is hardware handshake protocol disabled.

All the read commands will ACK (if enabled) when the data bus cycle has completed and the data is then ready for reading out by the BKGD serial pin. All the write commands will ACK (if enabled) after the data has been received by the BDM through the BKGD serial pin and when the data bus cycle is complete. See Section 5.4.3, "BDM Hardware Commands" and Section 5.4.4, "Standard BDM Firmware Commands" for more information on the BDM commands.

The ACK_ENABLE sends an ACK pulse when the command has been completed. This feature could be used by the host to evaluate if the target supports the hardware handshake protocol. If an ACK pulse is issued in response to this command, the host knows that the target supports the hardware handshake protocol. If the target does not support the hardware handshake protocol the ACK pulse is not issued. In this case, the ACK_ENABLE command is ignored by the target since it is not recognized as a valid command.

The BACKGROUND command will issue an ACK pulse when the CPU changes from normal to background mode. The ACK pulse related to this command could be aborted using the SYNC command.

The GO command will issue an ACK pulse when the CPU exits from background mode. The ACK pulse related to this command could be aborted using the SYNC command.

The GO_UNTIL command is equivalent to a GO command with exception that the ACK pulse, in this case, is issued when the CPU enters into background mode. This command is an alternative to the GO command and should be used when the host wants to trace if a breakpoint match occurs and causes the CPU to enter active background mode. Note that the ACK is issued whenever the CPU enters BDM, which could be caused by a breakpoint match or by a BGND instruction being executed. The ACK pulse related to this command could be aborted using the SYNC command.

The TRACE1 command has the related ACK pulse issued when the CPU enters background active mode after one instruction of the application program is executed. The ACK pulse related to this command could be aborted using the SYNC command.

Field	Description
3–2 TRCMOD	Trace Mode Bits — See 6.4.5.2 for detailed Trace Mode descriptions. In Normal Mode, change of flow information is stored. In Loop1 Mode, change of flow information is stored but redundant entries into trace memory are inhibited. In Detail Mode, address and data for all memory and register accesses is stored. In Compressed Pure PC mode the program counter value for each instruction executed is stored. See Table 6-8.
0 TALIGN	 Trigger Align Bit — This bit controls whether the trigger is aligned to the beginning or end of a tracing session. 0 Trigger at end of stored data 1 Trigger before storing data

Table 6-7. DBGTCR Field Descriptions (continued)

Table 6-8. TRCMOD Trace Mode Bit Encoding

TRCMOD	Description
00	Normal
01	Loop1
10	Detail
11	Compressed Pure PC

6.3.2.4 Debug Control Register2 (DBGC2)

Address: 0x0023



Figure 6-6. Debug Control Register2 (DBGC2)

Read: Anytime

Write: Anytime the module is disarmed.

This register configures the comparators for range matching.

Table 6-9. DBGC2 Field Descriptions

Field	Description
1–0 ABCM[1:0]	A and B Comparator Match Control — These bits determine the A and B comparator match mapping as described in Table 6-10.

Table 6-10. ABCM Encoding

ABCM	Description
00	Match0 mapped to comparator A match: Match1 mapped to comparator B match.
01	Match 0 mapped to comparator A/B inside range: Match1 disabled.
10	Match 0 mapped to comparator A/B outside range: Match1 disabled.

S12P-Family Reference Manual, Rev. 1.13





Write: Refer to each bit for individual write conditions

Table 7-3. CRINDELG FIELD Descriptions	Table 7-3.	CPMUFLO	Field	Descriptions
--	------------	---------	-------	--------------

Field	Description
7 RTIF	 Real Time Interrupt Flag — RTIF is set to 1 at the end of the RTI period. This flag can only be cleared by writing a 1. Writing a 0 has no effect. If enabled (RTIE=1), RTIF causes an interrupt request. 0 RTI time-out has not yet occurred. 1 RTI time-out has occurred.
6 PORF	 Power on Reset Flag — PORF is set to 1 when a power on reset occurs. This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 Power on reset has not occurred. 1 Power on reset has occurred.
5 LVRF	 Low Voltage Reset Flag — LVRF is set to 1 when a low voltage reset occurs. This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 Low voltage reset has not occurred. 1 Low voltage reset has occurred.
4 LOCKIF	 PLL Lock Interrupt Flag — LOCKIF is set to 1 when LOCK status bit changes. This flag can only be cleared by writing a 1. Writing a 0 has no effect. If enabled (LOCKIE=1), LOCKIF causes an interrupt request. 0 No change in LOCK bit. 1 LOCK bit has changed.
3 LOCK	Lock Status Bit — LOCK reflects the current state of PLL lock condition. Writes have no effect. While PLL is unlocked (LOCK=0) f_{PLL} is f_{VCO} / 4 to protect the system from high core clock frequencies during the PLL stabilization time tlock. 0 VCOCLK is not within the desired tolerance of the target frequency. $f_{PLL} = f_{VCO}/4$. 1 VCOCLK is within the desired tolerance of the target frequency. $f_{PLL} = f_{VCO}/(POSTDIV+1)$.
2 ILAF	 Illegal Address Reset Flag — ILAF is set to 1 when an illegal address reset occurs. Refer to MMC chapter for details. This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 Illegal address reset has not occurred. 1 Illegal address reset has occurred.
1 OSCIF	Oscillator Interrupt Flag — OSCIF is set to 1 when UPOSC status bit changes. This flag can only be cleared by writing a 1. Writing a 0 has no effect. If enabled (OSCIE=1), OSCIF causes an interrupt request. 0 No change in UPOSC bit. 1 UPOSC bit has changed.
0 UPOSC	 Oscillator Status Bit — UPOSC reflects the status of the oscillator. Writes have no effect. While UPOSC=0 the OSCCLK going to the MSCAN module is off. Entering Full Stop Mode UPOSC is cleared. 0 The oscillator is off or oscillation is not qualified by the PLL. 1 The oscillator is qualified by the PLL.

NOTE

The adaptive spike filter uses the VCO clock as a reference to continuously qualify the external oscillator clock. Because of this, the PLL is always active and a valid PLL configuration is required for the system to work properly. Furthermore, the adaptive spike filter is used to determine the status of the external oscillator (reflected in the UPOSC bit). Since this function also relies on the VCO clock, loosing PLL lock status (LOCK=0, except for entering Pseudo Stop Mode) means loosing the oscillator status information as well (UPOSC=0).



8.3.3.1.1 IDR0–IDR3 for Extended Identifier Mapping

Module Base +	• 0x00X0	XXXXXXXX 	××××××××	<>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	******	xxxxxxx * * * * * * * * *	×××××××××	~~~~~~~~
	7	6	5	4	3	2	1	0
R W	ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21
Reset:	x	x	x	x	x	x	x	x

Figure 8-26. Identifier Register 0 (IDR0) — Extended Identifier Mapping

Table 8-27. IDR0 Register Field	Descriptions — Extended
---------------------------------	--------------------------------

Field	Description
7-0 ID[28:21]	Extended Format Identifier — The identifiers consist of 29 bits (ID[28:0]) for the extended format. ID28 is the most significant bit and is transmitted first on the CAN bus during the arbitration procedure. The priority of an identifier is defined to be highest for the smallest binary number.

	7	6	5	4	3	2	1	0
R W	ID20	ID19	ID18	SRR (=1)	IDE (=1)	ID17	ID16	ID15
Reset:	x	x	x	x	x	x	x	x

Figure 8-27. Identifier Register 1 (IDR1) — Extended Identifier Mapping

Table 8-28. IDR1 Register Field Descriptions — Extended

Field	Description
7-5 ID[20:18]	Extended Format Identifier — The identifiers consist of 29 bits (ID[28:0]) for the extended format. ID28 is the most significant bit and is transmitted first on the CAN bus during the arbitration procedure. The priority of an identifier is defined to be highest for the smallest binary number.
4 SRR	Substitute Remote Request — This fixed recessive bit is used only in extended format. It must be set to 1 by the user for transmission buffers and is stored as received on the CAN bus for receive buffers.
3 IDE	 ID Extended — This flag indicates whether the extended or standard identifier format is applied in this buffer. In the case of a receive buffer, the flag is set as received and indicates to the CPU how to process the buffer identifier registers. In the case of a transmit buffer, the flag indicates to the MSCAN what type of identifier to send. 0 Standard format (11 bit) 1 Extended format (29 bit)
2-0 ID[17:15]	Extended Format Identifier — The identifiers consist of 29 bits (ID[28:0]) for the extended format. ID28 is the most significant bit and is transmitted first on the CAN bus during the arbitration procedure. The priority of an identifier is defined to be highest for the smallest binary number.



Table 10-3. PWMPOL Field Descriptions (continued)

Field	Description
3 PPOL3	 Pulse Width Channel 3 Polarity 0 PWM channel 3 output is low at the beginning of the period, then goes high when the duty count is reached. 1 PWM channel 3 output is high at the beginning of the period, then goes low when the duty count is reached.
2 PPOL2	Pulse Width Channel 2 Polarity0PWM channel 2 output is low at the beginning of the period, then goes high when the duty count is reached.1PWM channel 2 output is high at the beginning of the period, then goes low when the duty count is reached.
1 PPOL1	 Pulse Width Channel 1 Polarity 0 PWM channel 1 output is low at the beginning of the period, then goes high when the duty count is reached. 1 PWM channel 1 output is high at the beginning of the period, then goes low when the duty count is reached.
0 PPOL0	Pulse Width Channel 0 Polarity0PWM channel 0 output is low at the beginning of the period, then goes high when the duty count is reached1PWM channel 0 output is high at the beginning of the period, then goes low when the duty count is reached.

10.3.2.3 PWM Clock Select Register (PWMCLK)

Each PWM channel has a choice of two clocks to use as the clock source for that channel as described below.



Figure 10-5. PWM Clock Select Register (PWMCLK)

Read: anytime

Write: anytime

NOTE

Register bits PCLK0 to PCLK5 can be written anytime. If a clock select is changed while a PWM signal is being generated, a truncated or stretched pulse can occur during the transition.

/idth Modulator (PWM8B6CV1) Block Description

		~~~~~~	~~~~~~	~~~~~~	~~~~~	~~~~~	~~~~~	m
	7	6	5	4	3	2	1	0
R	0	0	CAE5	CAEA	CAE3	CAE2	CAE1	CAEO
W			UAL3	UAL4	UAL3	UALZ	UALT	UALU
Reset	0	0	0	0	0	0	0	0
		= Unimplemer	nted or Reserve	ed				
		<b>E</b> ' (0					、	

### Module Base + 0x0004

Figure 10-7. PWM Center Align Enable Register (PWMCAE)

Read: anytime

Write: anytime

NOTE

Write these bits only when the corresponding channel is disabled.

#### Table 10-8. PWMCAE Field Descriptions

Field	Description
5 CAE5	Center Aligned Output Mode on Channel 5         0 Channel 5 operates in left aligned output mode.         1 Channel 5 operates in center aligned output mode.
4 CAE4	Center Aligned Output Mode on Channel 4         0 Channel 4 operates in left aligned output mode.         1 Channel 4 operates in center aligned output mode.
3 CAE3	Center Aligned Output Mode on Channel 3         1 Channel 3 operates in left aligned output mode.         1 Channel 3 operates in center aligned output mode.
2 CAE2	Center Aligned Output Mode on Channel 2         0 Channel 2 operates in left aligned output mode.         1 Channel 2 operates in center aligned output mode.
1 CAE1	Center Aligned Output Mode on Channel 1         0 Channel 1 operates in left aligned output mode.         1 Channel 1 operates in center aligned output mode.
0 CAE0	<ul> <li>Center Aligned Output Mode on Channel 0</li> <li>0 Channel 0 operates in left aligned output mode.</li> <li>1 Channel 0 operates in center aligned output mode.</li> </ul>

### 10.3.2.6 PWM Control Register (PWMCTL)

The PWMCTL register provides for various control of the PWM module.







### 11.4.1 Infrared Interface Submodule

This module provides the capability of transmitting narrow pulses to an IR LED and receiving narrow pulses and transforming them to serial bits, which are sent to the SCI. The IrDA physical layer specification defines a half-duplex infrared communication link for exchange data. The full standard includes data rates up to 16 Mbits/s. This design covers only data rates between 2.4 Kbits/s and 115.2 Kbits/s.

The infrared submodule consists of two major blocks: the transmit encoder and the receive decoder. The SCI transmits serial bits of data which are encoded by the infrared submodule to transmit a narrow pulse

#### ommunication Interface (S12SCIV5)

As the receiver samples an incoming frame, it re-synchronizes the RT clock on any valid falling edge within the frame. Re synchronization within frames will correct a misalignment between transmitter bit times and receiver bit times.

### 11.4.6.5.1 Slow Data Tolerance

Figure 11-28 shows how much a slow received frame can be misaligned without causing a noise error or a framing error. The slow stop bit begins at RT8 instead of RT1 but arrives in time for the stop bit data samples at RT8, RT9, and RT10.



Figure 11-28. Slow Data

Let's take RTr as receiver RT clock and RTt as transmitter RT clock.

For an 8-bit data character, it takes the receiver 9 bit times x 16 RTr cycles +7 RTr cycles = 151 RTr cycles to start data sampling of the stop bit.

With the misaligned character shown in Figure 11-28, the receiver counts 151 RTr cycles at the point when the count of the transmitting device is 9 bit times x 16 RTt cycles = 144 RTt cycles.

The maximum percent difference between the receiver count and the transmitter count of a slow 8-bit data character with no errors is:

 $((151 - 144) / 151) \ge 100 = 4.63\%$ 

For a 9-bit data character, it takes the receiver 10 bit times x 16 RTr cycles + 7 RTr cycles = 167 RTr cycles to start data sampling of the stop bit.

With the misaligned character shown in Figure 11-28, the receiver counts 167 RTr cycles at the point when the count of the transmitting device is 10 bit times x 16 RTt cycles = 160 RTt cycles.

The maximum percent difference between the receiver count and the transmitter count of a slow 9-bit character with no errors is:

((167 – 160) / 167) X 100 = 4.19%

### 11.4.6.5.2 Fast Data Tolerance

Figure 11-29 shows how much a fast received frame can be misaligned. The fast stop bit ends at RT10 instead of RT16 but is still sampled at RT8, RT9, and RT10.





Register	Error Bit	Error Condition				
FSTAT	ACCERR	Set if CCOBIX[2:0] != 001 at command launch				
		Set if command not available in current mode (see Table 13-27)				
		Set if an invalid global address [17:0] is supplied				
		Set if a misaligned word address is supplied (global address [0] != 0)				
	FPVIOL	Set if the selected area of the D-Flash memory is protected				
	MGSTAT1	Set if any errors have been encountered during the verify operation				
	MGSTAT0	Set if any non-correctable errors have been encountered during the verify operation				

Table 13-64. Erase D-Flash Sector Command Error Handling

### 13.4.6 Interrupts

The Flash module can generate an interrupt when a Flash command operation has completed or when a Flash command operation has detected an ECC fault.

Interrupt Source	Interrupt Flag	Local Enable	Global (CCR) Mask
Flash Command Complete	CCIF (FSTAT register)	CCIE (FCNFG register)	l Bit
ECC Double Bit Fault on Flash Read	DFDIF (FERSTAT register)	DFDIE (FERCNFG register)	l Bit
ECC Single Bit Fault on Flash Read	SFDIF (FERSTAT register)	SFDIE (FERCNFG register)	l Bit

Table 13-65. Flash Interrupt Sources

### NOTE

Vector addresses and their relative interrupt priority are determined at the MCU level.

### 13.4.6.1 Description of Flash Interrupt Operation

The Flash module uses the CCIF flag in combination with the CCIE interrupt enable bit to generate the Flash command interrupt request. The Flash module uses the DFDIF and SFDIF flags in combination with the DFDIE and SFDIE interrupt enable bits to generate the Flash error interrupt request. For a detailed description of the register bits involved, refer to Section 13.3.2.5, "Flash Configuration Register (FCNFG)", Section 13.3.2.6, "Flash Error Configuration Register (FERCNFG)", Section 13.3.2.7, "Flash Status Register (FSTAT)", and Section 13.3.2.8, "Flash Error Status Register (FERSTAT)".

The logic used for generating the Flash module interrupts is shown in Figure 13-27.

## 14.2.7 IOC1 — Input Capture and Output Compare Channel 1 Pin

This pin serves as input capture or output compare for channel 1.

### 14.2.8 IOC0 — Input Capture and Output Compare Channel 0 Pin

This pin serves as input capture or output compare for channel 0.

### NOTE

For the description of interrupts see Section 14.6, "Interrupts".

## 14.3 Memory Map and Register Definition

This section provides a detailed description of all memory and registers.

### 14.3.1 Module Memory Map

The memory map for the TIM16B8CV2 module is given below in Figure 14-5. The address listed for each register is the address offset. The total address for each register is the sum of the base address for the TIM16B8CV2 module and the address offset for each register.

### 14.3.2 Register Descriptions

This section consists of register descriptions in address order. Each description includes a standard register diagram with an associated figure number. Details of register bit and field function follow the register diagrams, in bit order.

Name		Bit 7	6	5	4	3	2	1	Bit 0
0x0000 TIOS	R W	IOS7	IOS6	IOS5	IOS4	IOS3	IOS2	IOS1	IOS0
0x0001	R	0	0	0	0	0	0	0	0
CFORC	W	FOC7	FOC6	FOC5	FOC4	FOC3	FOC2	FOC1	FOC0
0x0002 OC7M	R W	OC7M7	OC7M6	OC7M5	OC7M4	OC7M3	OC7M2	OC7M1	OC7M0
0x0003 OC7D	R W	OC7D7	OC7D6	OC7D5	OC7D4	OC7D3	OC7D2	OC7D1	OC7D0
0x0004 TCNTH	R W	TCNT15	TCNT14	TCNT13	TCNT12	TCNT11	TCNT10	TCNT9	TCNT8
0x0005 TCNTL	R W	TCNT7	TCNT6	TCNT5	TCNT4	TCNT3	TCNT2	TCNT1	TCNT0

= Unimplemented or Reserved

Figure 14-5. TIM16B8CV2 Register Summary (Sheet 1 of 3)

S12P-Family Reference Manual, Rev. 1.13



odule (TIM16B8CV2) Block Description

#### Bus Clock



Figure 14-30. Detailed Timer Block Diagram

### 14.4.1 Prescaler

The prescaler divides the bus clock by 1,2,4,8,16,32,64 or 128. The prescaler select bits, PR[2:0], select the prescaler divisor. PR[2:0] are in timer system control register 2 (TSCR2).



# A.6 Electrical Characteristics for the Oscillator (OSCLCP)

Condit	Conditions are shown in Table A-4 unless otherwise noted										
Num	С	Rating	Symbol	Min	Тур	Max	Unit				
1	С	Crystal oscillator range	fosc	4.0		16	MHz				
2	Р	Startup Current	iosc	100			μA				
3a	С	Oscillator start-up time (LCP, 4MHz) ⁽¹⁾	t _{UPOSC}	_	2	10	ms				
3b	С	Oscillator start-up time (LCP, 8MHz) ¹	t _{UPOSC}	_	1.6	8	ms				
3c	С	Oscillator start-up time (LCP, 16MHz) ¹	t _{UPOSC}	_	1	5	ms				
4	Р	Clock Monitor Failure Assert Frequency	f _{CMFA}	200	400	1000	KHz				
5	D	Input Capacitance (EXTAL, XTAL pins)	C _{IN}		7		pF				
6	С	EXTAL Pin Input Hysteresis	V _{HYS,EXTAL}	_	180	_	mV				
7	с	EXTAL Pin oscillation amplitude (loop controlled Pierce)	V _{PP,EXTAL}	—	0.9	_	V				

#### Table A-22. OSCLCP Characteristics

1. These values apply for carefully designed PCB layouts with capacitors that match the crystal/resonator requirements.

# A.7 Reset Characteristics

Table A-23	. Reset and	Stop &	Startup	Characteristics
------------	-------------	--------	---------	-----------------

Condit	Conditions are shown in Table A-4 unless otherwise noted										
Num	С	Rating	Symbol	Min	Тур	Мах	Unit				
1	С	Reset input pulse width, minimum input time	PW _{RSTL}	2			t _{VCORS} T				
2	С	Startup from Reset	n _{RST}		768		t _{VCORS} T				
3	С	STOP recovery time	t _{STP_REC}		50		μs				

# NP

# Appendix D Detailed Register Address Map

# D.1 Detailed Register Map

The following tables show the detailed register map of the MC9S12P-Family.

Address	Name	_	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0x0000	PORTA	R W	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	
0x0001	PORTB	R W	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	
0x0002	DDRA	R W	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0	
0x0003	DDRB	R W	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDRB1	DDRB0	
0x0004	Reserved	R	0	0	0	0	0	0	0	0	
	Recontrol	W									
0×0005	Reserved	Reserved	R	0	0	0	0	0	0	0	0
0,0000	Reserved	W									
0,0000	F	R	0	0	0	0	0	0	0	0	
000000	Reserved	W									
0.0007	Decembrad	R	0	0	0	0	0	0	0	0	
0x0007	Reserved	w									
0000	DODTE	R					DED	DEO	PE1	PE0	
00008	PORTE	PORTE V	W	PE/	PE0	PE0	PE4	PE3	PE2		
00000	DDDE	R		DDDEC					0	0	
0x0009	DURE	W		DDRE0	DDRE3	DDRE4	DDKE3	DUREZ			

### 0x0000-0x0009 Port Integration Module (PIM) Map 1 of 4

### 0x000A-0x000B Module Mapping Conrol (MMC) Map 1 of 2

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0x000A	Reserved	R	0	0	0	0	0	0	0	0	
		W									
0x000B	MODE	MODE	R	MODC	0	0	0	0	0	0	0
		W	NODC								



Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
0x00C8	SCIBDH ⁽¹⁾	R W	IREN	TNP1	TNP0	SBR12	SBR11	SBR10	SBR9	SBR8			
0x00C9	SCIBDL ¹	R W	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0			
0x00CA	SCICR1 ¹	R W	LOOPS	SCISWAI	RSRC	М	WAKE	ILT	PE	PT			
0x00C8 SCIASR1	SCIASR1 ⁽²⁾ R	SP1(2) R	RXEDGIE	0	0	0	0	BERR\/	BERRIE				
	GOIAGICI	W	INNEDOI					DEIXIXV	DEIXIXII	DICDII			
0x00C9 SCIA	SCIACR1 ² R W	C9 SCIACR1 ²		SCIACR12 I	CIACR1 ² R	RXEDGIE	0	0	0	0	0	BERRIE	BKDIE
		W		INCEDOIL							BIGHE		
	SCIACR2 ²	SCIACR2 ² R		0	0	0	0	0	BERRM1	BERRMO	BKDEE		
0,0004		W						DEIXIXIMI	DEIXIXIVIO	DIGHT			
0x00CB	SCICR2	R W	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK			
0×0000	SCISP1	R	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF			
0,00000	0010101	W											
020000	SCISD2	R		0	0			BDK12	סוחעד	RAF			
000000	3013N2	W	AWAF			INFUL	NAFUL	DINIS	INDIK				
	SCIDBU	R	R8	то	0	0	0	0	0	0			
UXUUCE	SCIDKH	SCIDKH			10								
0x00CF	SCIDRL	R	R7	R6	R5	R4	R3	R2	R1	R0			
		W	T7	T6	T5	T4	T3	T2	T1	Т0			

### 0x00C8-0x00CF Serial Communication Interface (SCI) Map

1. Those registers are accessible if the AMAP bit in the SCI0SR2 register is set to zero 2. Those registers are accessible if the AMAP bit in the SCI0SR2 register is set to one

### 0x00D0-0x00D7 Reserved

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x00D0- 0x00D7	Reseved	R	0	0	0	0	0	0	0	0
	Reseved	W								

### 0x00D8-0x00DF Serial Peripheral Interface (SPI) Map

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0x00D8	SPICR1	R W	SPIE	SPE	SPTIE	MSTR	CPOL	CPHA	SSOE	LSBFE	
0x00D9	SPICR2	SPICR2 R		0	XERW/	0	MODFEN	BIDIROE	0	SDISWAI	SPCO
		W								0.00	
	SDIRP R	R	0	SPPR2	SPPR1	SPPRO	0	SPR2		SPRO	
UXUUDA		W		011112	OFIN			01112	OFICE		
0x00DB	CDICD	R	SPIF	0	SPTEF	MODF	0	0	0	0	
	SFISK	W									