
E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

2014112	
Product Status	Obsolete
Core Processor	ST6
Core Size	8-Bit
Speed	8MHz
Connectivity	SPI
Peripherals	LED, LVD, POR, WDT
Number of I/O	13
Program Memory Size	3.8KB (3.8K x 8)
Program Memory Type	ОТР
EEPROM Size	128 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 6V
Data Converters	A/D 7x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st62t60cb6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

MEMORY MAP (Cont'd)

1.3.3 Data Space

Data Space accommodates all the data necessary for processing the user program. This space comprises the RAM resource, the processor core and peripheral registers, as well as read-only data such as constants and look-up tables in OTP/ EPROM.

1.3.3.1 Data ROM

All read-only data is physically stored in program memory, which also accommodates the Program Space. The program memory consequently contains the program code to be executed, as well as the constants and look-up tables required by the application.

The Data Space locations in which the different constants and look-up tables are addressed by the processor core may be thought of as a 64-byte window through which it is possible to access the read-only data stored in OTP/EPROM.

1.3.3.2 Data RAM/EEPROM

In ST62T53C, T60C, T63C and ST62E60C devices, the data space includes 60 bytes of RAM, the accumulator (A), the indirect registers (X), (Y), the short direct registers (V), (W), the I/O port registers, the peripheral data and control registers, the interrupt option register and the Data ROM Window register (DRW register).

Additional RAM and EEPROM pages can also be addressed using banks of 64 bytes located between addresses 00h and 3Fh.

1.3.4 Stack Space

Stack space consists of six 12-bit registers which are used to stack subroutine and interrupt return addresses, as well as the current program counter contents.

Table 1. Additional	RAM/EEPROM Banks
---------------------	-------------------------

Device	RAM	EEPROM			
ST62T53C	1 x 64 bytes	-			
ST62T60C/E60C	1 x 64 bytes	2 x 64 bytes			
ST62T63C	1 x 64 bytes	1 x 64 bytes			

Table 2ST62T53C, T60C, T63C and ST62E60C Data Memory Space

	-
RAM and EEPROM	000h
RAM and EEPROM	03Fh
	040h
DATA ROM WINDOW AREA	
	07Fh
X REGISTER	080h
Y REGISTER	081h
V REGISTER	082h
W REGISTER	083h
	084h
DATA RAM 60 BYTES	0BFh
PORT A DATA REGISTER	0C0h
PORT B DATA REGISTER	0C1h
PORT C DATA REGISTER	0C2h
RESERVED	0C3h
PORT A DIRECTION REGISTER	0C4h
PORT B DIRECTION REGISTER	0C5h
PORT C DIRECTION REGISTER	0C6h
RESERVED	0C0h
INTERRUPT OPTION REGISTER	0C8h*
DATA ROM WINDOW REGISTER	0C9h*
RESERVED	0CAh
	0CBh
PORT A OPTION REGISTER	0CCh
PORT B OPTION REGISTER	0CDh
PORT C OPTION REGISTER	0CEh
RESERVED	0CFh
A/D DATA REGISTER	0D0h
A/D CONTROL REGISTER	0D1h
TIMER PRESCALER REGISTER	0D2h
TIMER COUNTER REGISTER	0D3h
TIMER STATUS CONTROL REGISTER	0D4h
AR TIMER MODE CONTROL REGISTER	0D5h
AR TIMER STATUS/CONTROL REGISTER1	0D6h
AR TIMER STATUS/CONTROL REGISTER2	0D7h
WATCHDOG REGISTER	0D8h
AR TIMER RELOAD/CAPTURE REGISTER	0D9h
AR TIMER COMPARE REGISTER	0DAh
AR TIMER LOAD REGISTER	0DRh
OSCILLATOR CONTROL REGISTER	0DCh
MISCELLANEOUS	0DDh
MIGGELLANLOOD	0DDh 0DEh
RESERVED	0DEh 0DFh
SPI DATA REGISTER	-
	0E0h
SPI DIVIDER REGISTER SPI MODE REGISTER	0E1h
SPI MODE REGISTER	0E2h
RESERVED	0E3h
	0E7h
DATA RAM/EEPROM REGISTER	0E8h*
RESERVED	0E9h
EEPROM CONTROL REGISTER (except ST62T53C)	0EAh
	0EBh
RESERVED	0FEh
ACCUMULATOR	0FFh
* WRITE ONLY REGISTER	-

* WRITE ONLY REGISTER

MEMORY MAP (Cont'd)

Additional Notes on Parallel Mode:

If the user wishes to perform parallel programming, the first step should be to set the E2PAR2 bit. From this time on, the EEPROM will be addressed in write mode, the ROW address and the data will be latched and it will be possible to change them only at the end of the programming cycle or by resetting E2PAR2 without programming the EEPROM. After the ROW address is latched, the MCU can only "see" the selected EEPROM row and any attempt to write or read other rows will produce errors.

The EEPROM should not be read while E2PAR2 is set.

As soon as the E2PAR2 bit is set, the 8 volatile ROW latches are cleared. From this moment on, the user can load data in all or in part of the ROW. Setting E2PAR1 will modify the EEPROM registers corresponding to the ROW latches accessed after E2PAR2. For example, if the software sets E2PAR2 and accesses the EEPROM by writing to addresses 18h, 1Ah and 1Bh, and then sets E2PAR1, these three registers will be modified simultaneously; the remaining bytes in the row will be unaffected.


Note that E2PAR2 is internally reset at the end of the programming cycle. This implies that the user must set the E2PAR2 bit between two parallel programming cycles. Note that if the user tries to set E2PAR1 while E2PAR2 is not set, there will be no programming cycle and the E2PAR1 bit will be unaffected. Consequently, the E2PAR1 bit cannot be set if E2ENA is low. The E2PAR1 bit can be set by the user, only if the E2ENA and E2PAR2 bits are also set.

Notes: The EEPROM page shall not be changed through the DRBR register when the E2PAR2 bit is set.

[]

EEPROM Control Register (EECTL)

Address: EAh — Read/Write Reset status: 00h



Bit 7 = D7: Unused.

Bit 6 = **E2OFF**: *Stand-by Enable Bit.* WRITE ONLY. If this bit is set the EEPROM is disabled (any access will be meaningless) and the power consumption of the EEPROM is reduced to its lowest value.

Bit 5-4 = **D5-D4**: *Reserved.* MUST be kept reset.

Bit 3 = **E2PAR1**: *Parallel Start Bit.* WRITE ONLY. Once in Parallel Mode, as soon as the user software sets the E2PAR1 bit, parallel writing of the 8 adjacent registers will start. This bit is internally reset at the end of the programming procedure. Note that less than 8 bytes can be written if required, the undefined bytes being unaffected by the parallel programming cycle; this is explained in greater detail in the Additional Notes on Parallel Mode overleaf.

Bit 2 = **E2PAR2**: *Parallel Mode En. Bit.* WRITE ONLY. This bit must be set by the user program in order to perform parallel programming. If E2PAR2 is set and the parallel start bit (E2PAR1) is reset, up to 8 adjacent bytes can be written simultaneously. These 8 adjacent bytes are considered as a row, whose address lines A7, A6, A5, A4, A3 are fixed while A2, A1 and A0 are the changing bits, as illustrated in Table 4. E2PAR2 is automatically reset at the end of any parallel programming procedure. It can be reset by the user software before starting the programming procedure, thus leaving the EEPROM registers unchanged.

Bit 1 = **E2BUSY**: *EEPROM Busy Bit.* READ ON-LY. This bit is automatically set by the EEPROM control logic when the EEPROM is in programming mode. The user program should test it before any EEPROM read or write operation; any attempt to access the EEPROM while the busy bit is set will be aborted and the writing procedure in progress will be completed.

Bit 0 = **E2ENA**: *EEPROM Enable Bit.* WRITE ON-LY. This bit enables programming of the EEPROM cells. It must be set before any write to the EEP-ROM register. Any attempt to write to the EEP-ROM when E2ENA is low is meaningless and will not trigger a write cycle.

The EEPROM is disabled as soon as a STOP instruction is executed in order to achieve the lowest power-consumption.

PROGRAMMING MODES (Cont'd)

1.4.2 EPROM Erasing

The EPROM of the windowed package of the MCUs may be erased by exposure to Ultra Violet light. The erasure characteristic of the MCUs is such that erasure begins when the memory is exposed to light with a wave lengths shorter than approximately 4000Å. It should be noted that sunlights and some types of fluorescent lamps have wavelengths in the range 3000-4000Å.

It is thus recommended that the window of the MCUs packages be covered by an opaque label to

prevent unintentional erasure problems when testing the application in such an environment.

The recommended erasure procedure of the MCUs EPROM is the exposure to short wave ultraviolet light which have a wave-length 2537A. The integrated dose (i.e. U.V. intensity x exposure time) for erasure should be a minimum of 15W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 μ W/cm² power rating. The ST62E60C should be placed within 2.5cm (1Inch) of the lamp tubes during erasure.

3 CLOCKS, RESET, INTERRUPTS AND POWER SAVING MODES

3.1 CLOCK SYSTEM

The MCU features a Main Oscillator which can be driven by an external clock, or used in conjunction with an AT-cut parallel resonant crystal or a suitable ceramic resonator, or with an external resistor (R_{NET}). In addition, a Low Frequency Auxiliary Oscillator (LFAO) can be switched in for security reasons, to reduce power consumption, or to offer the benefits of a back-up clock system.

The Oscillator Safeguard (OSG) option filters spikes from the oscillator lines, provides access to the LFAO to provide a backup oscillator in the event of main oscillator failure and also automatically limits the internal clock frequency (f_{INT}) as a function of V_{DD}, in order to guarantee correct operation. These functions are illustrated in Figure 10, Figure 11, Figure 12 and Figure 13.

A programmable divider on $F_{\rm INT}$ is also provided in order to adjust the internal clock of the MCU to the best power consumption and performance trade-off.

Figure 9 illustrates various possible oscillator configurations using an external crystal or ceramic resonator, an external clock input, an external resistor (R_{NET}), or the lowest cost solution using only the LFAO. C_{L1} an C_{L2} should have a capacitance in the range 12 to 22 pF for an oscillator frequency in the 4-8 MHz range.

The internal MCU clock frequency (f_{INT}) is divided by 12 to drive the Timer, the A/D converter and the Watchdog timer, and by 13 to drive the CPU core, as may be seen in Figure 12.


With an 8 MHz oscillator frequency, the fastest machine cycle is therefore $1.625\mu s$.

A machine cycle is the smallest unit of time needed to execute any operation (for instance, to increment the Program Counter). An instruction may require two, four, or five machine cycles for execution.

3.1.1 Main Oscillator

The oscillator configuration may be specified by selecting the appropriate option. When the CRYSTAL/ RESONATOR option is selected, it must be used with a quartz crystal, a ceramic resonator or an external signal provided on the OSC in pin. When the RCNET-WORK option is selected, the system clock is generated by an external resistor.

The main oscillator can be turned off (when the OSG ENABLED option is selected) by setting the OSCOFF bit of the ADC Control Register. The Low Frequency Auxiliary Oscillator is automatically started.




/۲۸


Figure 9. Oscillator Configurations

CLOCK SYSTEM (Cont'd)









RESETS (Cont'd) 3.2.6 MCU Initialization Sequence

When a reset occurs the stack is reset, the PC is loaded with the address of the Reset Vector (located in program ROM starting at address 0FFEh). A jump to the beginning of the user program must be coded at this address. Following a Reset, the Interrupt flag is automatically set, so that the CPU is in Non Maskable Interrupt mode; this prevents the initialisation routine from being interrupted. The initialisation routine should therefore be terminated by a RETI instruction, in order to revert to normal mode and enable interrupts. If no pending interrupt is present at the end of the initialisation routine, the MCU will continue by processing the instruction immediately following the RETI instruction. If, however, a pending interrupt is present, it will be serviced.





Figure 16. Reset and Interrupt Processing

Figure 17. Reset Block Diagram



DIGITAL WATCHDOG (Cont'd)

3.3.1 Digital Watchdog Register (DWDR)

Address: 0D8h — Read/Write

Reset status: 1111 1110b

7							0
то	T1	T2	Т3	Τ4	T5	SR	С

Bit 0 = C: Watchdog Control bit

If the hardware option is selected, this bit is forced high and the user cannot change it (the Watchdog is always active). When the software option is selected, the Watchdog function is activated by setting bit C to 1, and cannot then be disabled (save by resetting the MCU).

When C is kept low the counter can be used as a 7-bit timer.

This bit is cleared to "0" on Reset.

Bit 1 = **SR**: Software Reset bit

This bit triggers a Reset when cleared.

When C = "0" (Watchdog disabled) it is the MSB of the 7-bit timer.

This bit is set to "1" on Reset.

Bits 2-7 = **T5-T0**: *Downcounter bits*

It should be noted that the register bits are reversed and shifted with respect to the physical counter: bit-7 (T0) is the LSB of the Watchdog downcounter and bit-2 (T5) is the MSB.

These bits are set to "1" on Reset.

3.3.2 Application Notes

The Watchdog plays an important supporting role in the high noise immunity of ST62xx devices, and should be used wherever possible. Watchdog related options should be selected on the basis of a trade-off between application security and STOP mode availability.

When STOP mode is not required, hardware activation without EXTERNAL STOP MODE CON-TROL should be preferred, as it provides maximum security, especially during power-on.

When STOP mode is required, hardware activation and EXTERNAL STOP MODE CONTROL should be chosen. NMI should be high by default, to allow STOP mode to be entered when the MCU is idle.

The NMI pin can be connected to an I/O line (see Figure 19) to allow its state to be controlled by software. The I/O line can then be used to keep NMI low while Watchdog protection is required, or to avoid noise or key bounce. When no more processing is required, the I/O line is released and the device placed in STOP mode for lowest power consumption.

When software activation is selected and the Watchdog is not activated, the downcounter may be used as a simple 7-bit timer (remember that the bits are in reverse order).

The software activation option should be chosen only when the Watchdog counter is to be used as a timer. To ensure the Watchdog has not been unexpectedly activated, the following instructions should be executed within the first 27 instructions:

jrr 0, WD, #+3 ldi WD, 0FDH

3.4 INTERRUPTS

The CPU can manage four Maskable Interrupt sources, in addition to a Non Maskable Interrupt source (top priority interrupt). Each source is associated with a specific Interrupt Vector which contains a Jump instruction to the associated interrupt service routine. These vectors are located in Program space (see Table 7).

When an interrupt source generates an interrupt request, and interrupt processing is enabled, the PC register is loaded with the address of the interrupt vector (i.e. of the Jump instruction), which then causes a Jump to the relevant interrupt service routine, thus servicing the interrupt.

Interrupt sources are linked to events either on external pins, or on chip peripherals. Several events can be ORed on the same interrupt source, and relevant flags are available to determine which event triggered the interrupt.

The Non Maskable Interrupt request has the highest priority and can interrupt any interrupt routine at any time; the other four interrupts cannot interrupt each other. If more than one interrupt request is pending, these are processed by the processor core according to their priority level: source #1 has the higher priority while source #4 the lower. The priority of each interrupt source is fixed.

Interrupt Source	Priority	Vector Address
Interrupt source #0	1	(FFCh-FFDh)
Interrupt source #1	2	(FF6h-FF7h)
Interrupt source #2	3	(FF4h-FF5h)
Interrupt source #3	4	(FF2h-FF3h)
Interrupt source #4	5	(FF0h-FF1h)

Table 7. Interrupt Vector Map

3.4.1 Interrupt request

All interrupt sources but the Non Maskable Interrupt source can be disabled by setting accordingly the GEN bit of the Interrupt Option Register (IOR). This GEN bit also defines if an interrupt source, including the Non Maskable Interrupt source, can restart the MCU from STOP/WAIT modes.

Interrupt request from the Non Maskable Interrupt source #0 is latched by a flip flop which is automat-

ically reset by the core at the beginning of the nonmaskable interrupt service routine.

Interrupt request from source #1 can be configured either as edge or level sensitive by setting accordingly the LES bit of the Interrupt Option Register (IOR).

Interrupt request from source #2 are always edge sensitive. The edge polarity can be configured by setting accordingly the ESB bit of the Interrupt Option Register (IOR).

Interrupt request from sources #3 & #4 are level sensitive.

In edge sensitive mode, a latch is set when a edge occurs on the interrupt source line and is cleared when the associated interrupt routine is started. So, the occurrence of an interrupt can be stored, until completion of the running interrupt routine before being processed. If several interrupt requests occurs before completion of the running interrupt routine, only the first request is stored.

Storage of interrupt requests is not available in level sensitive mode. To be taken into account, the low level must be present on the interrupt pin when the MCU samples the line after instruction execution.

At the end of every instruction, the MCU tests the interrupt lines: if there is an interrupt request the next instruction is not executed and the appropriate interrupt service routine is executed instead.

Tab	e 8.	Interrupt	Option	Register	Description
-----	------	-----------	--------	----------	-------------

GEN	SET	Enable all interrupts						
OLN	CLEARED	Disable all interrupts						
	SET	Rising edge mode on inter- rupt source #2						
ESB	CLEARED	Falling edge mode on inter- rupt source #2						
LES	SET	Level-sensitive mode on in- terrupt source #1						
LLS	CLEARED	Falling edge mode on inter- rupt source #1						
OTHERS	NOT USED							

INTERRUPTS (Cont'd)

3.4.2 Interrupt Procedure

The interrupt procedure is very similar to a call procedure, indeed the user can consider the interrupt as an asynchronous call procedure. As this is an asynchronous event, the user cannot know the context and the time at which it occurred. As a result, the user should save all Data space registers which may be used within the interrupt routines. There are separate sets of processor flags for normal, interrupt and non-maskable interrupt modes, which are automatically switched and so do not need to be saved.

The following list summarizes the interrupt procedure:

MCU

- The interrupt is detected.
- The C and Z flags are replaced by the interrupt flags (or by the NMI flags).
- The PC contents are stored in the first level of the stack.
- The normal interrupt lines are inhibited (NMI still active).
- The first internal latch is cleared.
- The associated interrupt vector is loaded in the PC.

WARNING: In some circumstances, when a maskable interrupt occurs while the ST6 core is in NORMAL mode and especially during the execution of an "ldi IOR, 00h" instruction (disabling all maskable interrupts): if the interrupt arrives during the first 3 cycles of the "ldi" instruction (which is a 4-cycle instruction) the core will switch to interrupt mode BUT the flags CN and ZN will NOT switch to the interrupt pair CI and ZI.

User


- User selected registers are saved within the interrupt service routine (normally on a software stack).
- The source of the interrupt is found by polling the interrupt flags (if more than one source is associated with the same vector).
- The interrupt is serviced.
- Return from interrupt (RETI)

МСИ

 Automatically the MCU switches back to the normal flag set (or the interrupt flag set) and pops the previous PC value from the stack.

The interrupt routine usually begins by the identifying the device which generated the interrupt request (by polling). The user should save the registers which are used within the interrupt routine in a software stack. After the RETI instruction is executed, the MCU returns to the main routine.


Figure 21. Interrupt Processing Flow Chart



Á7/

INTERRUPTS (Cont'd)

Figure 22. Interrupt Block Diagram



3.5 POWER SAVING MODES

The WAIT and STOP modes have been implemented in the ST62xx family of MCUs in order to reduce the product's electrical consumption during idle periods. These two power saving modes are described in the following paragraphs.

3.5.1 WAIT Mode

The MCU goes into WAIT mode as soon as the WAIT instruction is executed. The microcontroller can be considered as being in a "software frozen" state where the core stops processing the program instructions, the RAM contents and peripheral registers are preserved as long as the power supply voltage is higher than the RAM retention voltage. In this mode the peripherals are still active.

WAIT mode can be used when the user wants to reduce the MCU power consumption during idle periods, while not losing track of time or the capability of monitoring external events. The active oscillator is not stopped in order to provide a clock signal to the peripherals. Timer counting may be enabled as well as the Timer interrupt, before entering the WAIT mode: this allows the WAIT mode to be exited when a Timer interrupt occurs. The same applies to other peripherals which use the clock signal.

If the WAIT mode is exited due to a Reset (either by activating the external pin or generated by the Watchdog), the MCU enters a normal reset procedure. If an interrupt is generated during WAIT mode, the MCU's behaviour depends on the state of the processor core prior to the WAIT instruction, but also on the kind of interrupt request which is generated. This is described in the following paragraphs. The processor core does not generate a delay following the occurrence of the interrupt, because the oscillator clock is still available and no stabilisation period is necessary.

3.5.2 STOP Mode

If the Watchdog is disabled, STOP mode is available. When in STOP mode, the MCU is placed in the lowest power consumption mode. In this operating mode, the microcontroller can be considered as being "frozen", no instruction is executed, the oscillator is stopped, the RAM contents and peripheral registers are preserved as long as the power supply voltage is higher than the RAM retention voltage, and the ST62xx core waits for the occurrence of an external interrupt request or a Reset to exit the STOP state.

If the STOP state is exited due to a Reset (by activating the external pin) the MCU will enter a normal reset procedure. Behaviour in response to interrupts depends on the state of the processor core prior to issuing the STOP instruction, and also on the kind of interrupt request that is generated.

This case will be described in the following paragraphs. The processor core generates a delay after occurrence of the interrupt request, in order to wait for complete stabilisation of the oscillator, before executing the first instruction.

/

4.2 TIMER

<u>ل</u>رک

The MCU features an on-chip Timer peripheral, consisting of an 8-bit counter with a 7-bit programmable prescaler, giving a maximum count of 2¹⁵.

Figure 26 shows the Timer Block Diagram. The content of the 8-bit counter can be read/written in the Timer/Counter register, TCR, which can be addressed in Data space as a RAM location at address 0D3h. The state of the 7-bit prescaler can be read in the PSC register at address 0D2h. The control logic device is managed in the TSCR register as described in the following paragraphs.

The 8-bit counter is decrement by the output (rising edge) coming from the 7-bit prescaler and can be loaded and read under program control. When it decrements to zero then the TMZ (Timer Zero)bit in the TSCR is set. If the ETI (Enable Timer Interrupt) bit in the TSCR is also set, an interrupt request is generated. The Timer interrupt can be used to exit the MCU from WAIT mode. The prescaler input is the internal frequency (f_{INT}) divided by 12. The prescaler decrements on the rising edge. Depending on the division factor programmed by PS2, PS1 and PS0 bits in the TSCR (see Figure 12), the clock input of the timer/counter register is multiplexed to different sources. For division factor 1, the clock input of the prescaler is also that of timer/counter; for factor 2, bit 0 of the prescaler register is connected to the clock input of TCR. This bit changes its state at half the frequency of the prescaler input clock. For factor 4, bit 1 of the PSC is connected to the clock input of TCR, and so forth. The prescaler initialize bit, PSI, in the TSCR register must be set to allow the prescaler (and hence the counter) to start. If it is cleared, all the prescaler bits are set and the counter is inhibited from counting. The prescaler can be loaded with any value between 0 and 7Fh, if bit PSI is set. The prescaler tap is selected by means of the PS2/PS1/PS0 bits in the control register.

Figure 27 illustrates the Timer's working principle.





Figure 26. Timer Block Diagram

AUTO-RELOAD TIMER (Cont'd)

57

Figure 28. AR Timer Block Diagram



AUTO-RELOAD TIMER (Cont'd)

It should be noted that the reload values will also affect the value and the resolution of the duty cycle of PWM output signal. To obtain a signal on ARTI-Mout, the contents of the ARCP register must be greater than the contents of the ARRC register.

The maximum available resolution for the ARTI-Mout duty cycle is:

Resolution = 1/[255-(ARRC)]

Where ARRC is the content of the Reload/Capture register. The compare value loaded in the Compare Register, ARCP, must be in the range from (ARRC) to 255.

The ARTC counter is initialized by writing to the ARRC register and by then setting the TCLD (Timer Load) and the TEN (Timer Clock Enable) bits in the Mode Control register, ARMC.

Enabling and selection of the clock source is controlled by the CC0, CC1, SL0 and SL1 bits in the Status Control Register, ARSC1. The prescaler division ratio is selected by the PS0, PS1 and PS2 bits in the ARSC1 register.

In Auto-reload Mode, any of the three available clock sources can be selected: Internal Clock, Internal Clock divided by 3 or the clock signal present on the ARTIMin pin.




Figure 29. Auto-reload Timer PWM Function


0 1 2 3 4 5 6 7 0000 0001 0010 0011 0100 0101 0110 0111	LOW		Junin		y. merc				Joonan			,					monuc			LOW
		,					2 0010		3 0011			0		5 0101			6 0110		7 0111	ŀ
0000 1 ppr 2 ext 1 ppr 3 b1 ppr 4 int p	•	2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2	JRC	4	LD	•
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0000		е		abc		е		b0,rr,ee		е			#			е		a,(x)	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		1	pcr	2	ext	1	pcr	3	bt	1		pcr				1	prc	1	ind	
0001 1 ppc 2 ext 1 ppc 3 bt 1 ppc 1 x at ppc 1 x at ppc 2 att ppc 3 bt 1 ppc 1 x at ppc 3 at ppc 1 x at ppc 1 x at ppc 1 x at ppc 3 at ppc 1 x at ppc 1 x at ppc 1 x at ppc 1 x at ppc 1 at ppc 1 at ppc 1 x at ppc 1 at pp		2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		INC	2	JRC	4	LDI	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1 0001		е		abc		е		b0,rr,ee		е			х			е		a,nn	1 0001
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0001	1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1	prc	2	imm	0001
0010 1 per 2 ext 1 per 1 per 1 met		2	JRNZ	4	CALL	2			JRR	2		JRZ				2	JRC	4	CP	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	2		е		abc		е		b4,rr,ee		е			#			е		a,(x)	2
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0010	1	pcr	2	ext	1	pcr	3		1		pcr				1	prc	1		0010
0011 1 pcr 2 ext 1 pcr 3 b1 pcr 1 sd 1 pcr 2 imm 0011 4 2 JRRU 4 CALL 2 JRRU 5 JRR 2 JRRU 4 CALL 2 JRRU 4 CALL 2 JRRU 4 CALL 2 JRRU 5 JRR 2 JRRU 4 IRC 2 JRUU 4 IRC 2		2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		LD	2			CPI	
0011 1 pcr 2 ext 1 pcr 3 bit pcr 1 sdd 1 pcr 2 jrm 0011 4 0 1 pcr 2 jrm 5 jrm 2 jrm 5 jrm 2 jrm 5 jrm 2 jrm 6 abc c a abc abc c a abc	3		е		abc				b4,rr,ee	е				a.x			е		a,nn	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0011	1	pcr	2	ext	1	pcr	3				pcr	1	,	sd	1	prc	2		0011
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		2	•	-				-					-			2		_		
0100 1 pcr 2 ext 1 pcr 1 pcr 1 prc 1 ind 0100 5 0101 2 JRNZ 4 CALL 2 JRNZ 5 JRNZ 4 INC 2 JRC 4 ADDI 5 0101 6 0 1 pcr 2 JRNZ 4 CALL 2 JRRZ JRNZ 2 JRZ 4 ADDI 5 0101 6 0 1 pcr 2 JRZ 4 Z JRC 5 JRR 2 JRZ 4 INC 6 0110 7 0 1 pcr 2 JRZ 4 JRC 5 JRR 2 JRZ 4 JRC 4			-			_					е			#						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0100	1		2		1		3		1	Ũ	ncr				1		1		0100
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				_									Λ							
0101 1 pr 2 ext 1 pr 1 sd 1 pr 2 imm 0101 6 2 JRNZ 4 CALL 2 JRNZ 5 JRR 2 JRZ 4 INC 6 0110 1 pcr 2 JRNZ 4 CALL 2 JRRZ 4 INC 6 0110 7 0 1 pcr 2 JRNZ 4 CALL 2 JRRZ 4 LD 2 JRC 4 INC 2 JRC 4 INC 2 JRC 4 INC 2 JRC 4 INC 2 JRC <td></td> <td>2</td> <td>-</td> <td>-</td> <td>-</td> <td>2</td> <td></td> <td>5</td> <td></td> <td>2</td> <td>0</td> <td>5112</td> <td>-</td> <td></td> <td></td> <td>2</td> <td></td> <td>-</td> <td></td> <td></td>		2	-	-	-	2		5		2	0	5112	-			2		-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0101	1		2		1		2		1	e	nor	1	у	cd	1		2		0101
6100 e abc e b6,r,ee e # e (x) 66 0110 7 2 JRNZ 4 CALL 2 JRNZ 5 JR <z< td=""> 4 LD 2 JRC 5 JR<z< td=""> 4 LD 2 JRC 5 JR<z< td=""> 4 LD 2 JRC 5 JR<z< td=""> 4 LD 2 JRC 5 JRS 2 JRC JRC 5 JRS 2 JRC JRC 4 ADD A A ADD A ADD A ADD<td></td><td></td><td>•</td><td>-</td><td></td><td></td><td></td><td>_</td><td></td><td></td><td></td><td></td><td></td><td></td><td>su</td><td></td><td></td><td></td><td></td><td></td></z<></z<></z<></z<>			•	-				_							su					
0110 i opr 2 ext 1 pcr 3 bit 1 pr 1 inc 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th1< th=""> <th1< th=""> 1 <t< td=""><td>6</td><td>2</td><td></td><td>4</td><td>-</td><td>2</td><td></td><td>Э</td><td></td><td>2</td><td></td><td>JRZ</td><td></td><td>ш</td><td></td><td>2</td><td></td><td>4</td><td></td><td>6</td></t<></th1<></th1<>	6	2		4	-	2		Э		2		JRZ		ш		2		4		6
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				_				_			е			#						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								_										1	ind	
0111 i pcr 2 ext 1 pcr 3 bit 1 pcr 1 sd 1 pcr 2 intermation of the state o	7	2	-	4	-	2		5		2		JRZ	4		LD	2				7
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0111		-								е			a,y					#	0111
8 ····································			-	-						_			1		sd					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0	2	JRNZ	4		2	JRNC	5		2		JRZ				2		4		•
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1000		е		abc		е		b1,rr,ee		е			#			е		(x),a	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			pcr	2	ext	1		3				pcr					prc	1	ind	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		2	RNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		INC	2	JRC			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	9 1001		е		abc		е		b1,rr,ee		е			v			е		#	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1001	1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1	prc			1001
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2	JRC	4	AND	_
1010 1 pcr 2 ext 1 pcr 3 bt 1 pcr 1 prc 1 ind 1010 B 1011 2 JRNZ 4 CALL 2 JRNC 5 JRS 2 JRZ 4 LD 2 JRC 4 ANDI B 1011 B 1011 pcr 2 JRNZ 4 CALL 2 JRNC 5 JRS 2 JRZ 4 LD 2 JRC 4 ANDI B 1011 1 pcr 2 ext 1 pcr 3 bt 1 pcr 1 store 4 ANDI B 1011 1 pcr 2 grad 4 CALL 2 JRNC 5 JRR 2 JRZ 4 SUB A MID 1 ind 1 ind 1 Ind	A		е		abc		е		b5,rr,ee		е			#			е			
B 2 JRNZ 4 CALL 2 JRNC 5 JRS 2 JRZ 4 LD 2 JRC 4 ANDI B 1011 1 pcr 2 e b5,rr,ee e JRZ 4 LD 2 JRC 4 ANDI B 1011 C 1 pcr 2 ext 1 pcr 3 bt 1 pcr 1 sd 1 pcr 2 imm 1011 C 1 pcr 2 pcr 3 bt 1 pcr 1 sd 1 pcr 2 imm 1011 1 pcr 1 imm 1001 1 pcr 1 pcr 1 pcr 1 imm 1001 1 imm 1001 1 pcr 1 imm 1001 1 1 pcr 1 imm 1011 1001 1001 1001 </td <td>1010</td> <td>1</td> <td>pcr</td> <td>2</td> <td>ext</td> <td>1</td> <td>pcr</td> <td>3</td> <td>bt</td> <td>1</td> <td></td> <td>pcr</td> <td></td> <td></td> <td></td> <td>1</td> <td>prc</td> <td>1</td> <td></td> <td>1010</td>	1010	1	pcr	2	ext	1	pcr	3	bt	1		pcr				1	prc	1		1010
B ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ····· ···· ···· <		2		_									4		LD			_		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		1	-	Ĺ		1				1	e			a.v	-	1		1		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1011	1	-	2		1		3		1		pcr	1	- ,	sd	1		2		1011
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				-				_		_			-							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	С	1		1		Ĺ		0		1	A	5112		#		-				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1100	1		2		1		2		1	U	per		'n		1		1		1100
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$													1							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	D	1		14	-	12		5		2	~		1			<u> ۲</u>		1		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1101	1		5		4		2		1	е	D 05	1	w	~d	1		2		1101
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		_		-						_			-		sa					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Е	2		4		2		5		2		JRZ				2		4		Е
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1110			-				-			е			#						
F e abc e b7,rr,ee e a,w e # F 1111 e bbc e b7,rr,ee e a,w e # 1111				_														1	ind	
	F	2		4		2		5		2		JRZ	4		LD	2				-
1 pcr 2 ext 1 pcr 3 bt 1 pcr 1 sd 1 prc	1111					1		1	b7,rr,ee		е			a,w					#	1111
		1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1	prc			

Opcode Map Summary. The following table contains an opcode map for the instructions used by the ST6

Abbreviations for Addressing Modes: Legend:

- dir sd
- Direct Short Direct imm Immediate
- inh Inherent Extended ext
- b.d
 - Bit Direct
- Bit Test bt Program Counter Relative
- pcr ind Indirect

- Indicates Illegal Instructions 5 Bit Displacement 3 Bit Address
- е b
- rr
 - 1 byte dataspace address 1 byte immediate data 12 bit address
- nn
- abc
- 8 bit Displacement ee



Opcode Map Summary (Continued)

	LOW	-	_					_		_		-			_		_		_	LOW
ні			8 1000		9 1001			A 1010		В 1011		C 110	D		D 1101		Е 1110		F 1111	н
	-	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	4	LDI	2	JRC	4	LD	-
	0 0000		е		abc			е		b0,rr		е			rr,nn		е		a,(y)	0 0000
Ľ	000	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	3	imm	1	prc	1	ind	0000
		2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2	JRC	4	LD	
	1 0001		е		abc			е		b0,rr		е			х		е		a,rr	1 0001
Ľ	001	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	prc	2	dir	0001
		2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	4	COM	2	JRC	4	CP	
	2		е		abc	-		е		b4,rr		е	-		а		е		a,(y)	2
C	0010	1	pcr	2		ext	1	pcr	2	b.d	1		pcr			1	prc	1	ind	0010
		2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2	JRC	4	CP	
	3	-	e	•	abc	01	-	e	•	b4,rr	e		0112	•	x,a	-	e	•	a,rr	3
C	0011	1	pcr	2	abo	ext	1	pcr	2	b.d	1		pcr	1	sd	1	prc	2	dir	0011
		2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	RETI	2	JRC	4	ADD	
	4	2	e	4	abc	JF	2	e	4	b2,rr	2	е	JINZ	2		2	e	4		4
C	0100	1		2	abc	ovt	1		2		1	e	nor	1	inh	1		1	a,(y)	0100
		2	pcr	2		ext	1 2	pcr	2	b.d	2		pcr	4	inh	1 2	prc	4	ind	
	5	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2	JRC	4	ADD	5
C	0101		е	~	abc			е	~	b2,rr		е			у		е	_	a,rr	0101
		1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	prc	2	dir	
	6	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	STOP	2	JRC	4	INC	6
C	0110		е	_	abc			е		b6,rr		е					е		(y)	0110
		1	pcr	2		ext		pcr	2	b.d	1		pcr	1	inh	1	prc	1	ind	
	7	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2	JRC	4	INC	7
C	0111		е		abc			е		b6,rr		е			y,a		е		rr	0111
	-	1	pcr	2		ext		pcr	2	b.d			pcr	1	sd	1	prc	-	dir	-
		2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ			2	JRC	4	LD	8
1	8 1000		е		abc			е		b1,rr		е			#		е		(y),a	1000
		1	pcr	2		ext	1	pcr	2	b.d	1		pcr			1	prc	1	ind	1000
	•	2	RNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2	JRC	4	LD	
1	9 1001		е		abc			е		b1,rr		е			v		е		rr,a	9 1001
	001	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	prc	2	dir	1001
		2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	4	RCL	2	JRC	4	AND	
	A		е		abc			е		b5,rr		е			а		е		a,(y)	A
	1010	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1	prc	1	ind	1010
		2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2	JRC	4	AND	
	В		e		abc			e		b5,rr	-	е			v,a	-	e		a,rr	В
1	1011	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	prc	2	dir	1011
		2	JRNZ	4		JP	2	JRNC	4	RES			JRZ	2	RET	2	JRC	4	SUB	
	С	-	e		abc	0.	-	e	1.	b3,rr	-	е	51 V.L	-		1-	e		a,(y)	С
1	100	1	pcr	2	ubb	ext	1	pcr	2	bo,n b.d	1	Ŭ	pcr	1	inh	1	prc	1	ind	1100
		2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2	JRC	4	SUB	
	D	~		+	abo	JF	-	e	1	b3,rr	~	~		1	w	ſ _		1		D
1	101	1	e	2	abc	ov+	4		2	-	1	е	nor	1		1	e	2	a,rr dir	1101
		1	pcr			ext JP		pcr		b.d			pcr	1	sd	1	prc			
	Е	2	JRNZ	4		J٢	2	JRNC	4	RES	2		JRZ	2	WAIT	2	JRC	4	DEC	Е
1	1110		е	~	abc			е		b7,rr		е					е		(y)	1110
		1	pcr	2		ext		pcr	2	b.d	1		pcr	1	inh	1	prc	1	ind	
	F	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2	JRC	4	DEC	F
1	г 1111		е		abc			е		b7,rr		е			w,a		е		rr	1111
		1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	prc	2	dir	

Abbreviations for Addressing Modes: Legend:

- Direct Short Direct dir sd imm Immediate inh Inherent Extended ext b.d Bit Direct Bit Test
- Indicates Illegal Instructions 5 Bit Displacement 3 Bit Address #
- е b

rr

- 1byte dataspace address 1 byte immediate data 12 bit address nn
- abc
- 8 bit Displacement ee
- bt pcr ind Program Counter Relative
- Indirect

Cycle Mnemonic 2 JRC Operand е 1 prc Bytes Addressing Mode

64/84



6.2 RECOMMENDED OPERATING CONDITIONS


Symbol	Parameter	Test Conditions		Value		Unit	
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Onit	
T _A	Operating Temperature	6 Suffix Version 1 Suffix Version 3 Suffix Version	-40 0 -40		85 70 125	°C	
	Operating Supply Voltage (Except ST626xB ROM devices)		3.0 3.0 3.6 4.5		6.0 6.0 6.0 6.0	V	
V _{DD}	Operating Supply Voltage (ST626xB ROM devices)	$\begin{array}{l} f_{OSC} = 4MHz, 1 \& 6 \ Suffix \\ f_{OSC} = 4MHz, 3 \ Suffix \\ fosc = 8MHz, 1 \& 6 \ Suffix \\ fosc = 8MHz, 3 \ Suffix \\ fosc = 8MHz, 3 \ Suffix \end{array}$	3.0 3.0 4.0 4.5		6.0 6.0 6.0 6.0	V	
4	Oscillator Frequency ²⁾ (Except ST626xB ROM devices)	$\begin{array}{l} V_{DD} = 3.0V, 1 \ \& \ 6 \ Suffix \\ V_{DD} = 3.0V \ , \ 3 \ Suffix \\ V_{DD} = 3.6V \ , \ 1 \ \& \ 6 \ Suffix \\ V_{DD} = 3.6V \ , \ 3 \ Suffix \end{array}$	0 0 0 0		4.0 4.0 8.0 4.0	MHz	
fosc	Oscillator Frequency ²⁾ (ST626xB ROM devices)	$\begin{array}{l} V_{DD} = 3.0V, 1 \ \& \ 6 \ Suffix \\ V_{DD} = 3.0V \ , \ 3 \ Suffix \\ V_{DD} = 4.0V \ , \ 1 \ \& \ 6 \ Suffix \\ V_{DD} = 4.0V \ , \ 3 \ Suffix \end{array}$	0 0 0 0		4.0 4.0 8.0 4.0	MHz	
I _{INJ+}	Pin Injection Current (positive)	$V_{DD} = 4.5 \text{ to } 5.5 \text{V}$			+5	mA	
I _{INJ-}	Pin Injection Current (negative)	V _{DD} = 4.5 to 5.5V			-5	mA	

Notes:

1. Care must be taken in case of negative current injection, where adapted impedance must be respected on analog sources to not affect the A/D conversion. For a -1mA injection, a maximum 10 K Ω is recommended.

2.An oscillator frequency above 1MHz is recommended for reliable A/D results





The shaded area is outside the recommended operating range; device functionality is not guaranteed under these conditions.

6.5 A/D CONVERTER CHARACTERISTICS

$(T_A =$	= -40 to	+125°C	unless	otherwise	specified)
----------	----------	--------	--------	-----------	------------

Symbol	Parameter	Test Conditions		Unit		
Symbol	Falalleter		Min.	Тур.	Max.	Unit
Res	Resolution			8		Bit
A _{TOT}	Total Accuracy ⁽¹⁾ ⁽²⁾	f _{OSC} > 1.2MHz f _{OSC} > 32kHz			±2 ±4	LSB
t _C	Conversion Time	$f_{OSC} = 8MHz (T_A < 85^{\circ}C)$ $f_{OSC} = 4 MHz$		70 140		μs
ZIR	Zero Input Reading	Conversion result when $V_{IN} = V_{SS}$	00			Hex
FSR	Full Scale Reading	Conversion result when $V_{IN} = V_{DD}$			FF	Hex
AD	Analog Input Current During Conversion	V _{DD} = 4.5V			1.0	μΑ
AC _{IN}	Analog Input Capacitance			2	5	pF

Notes:
 Noise at VDD, VSS <10mV
 With oscillator frequencies less than 1MHz, the A/D Converter accuracy is decreased.

6.6 TIMER CHARACTERISTICS

(T_A = -40 to +125°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
Symbol	Faiailletei	Test Conditions	Min.	Тур.	Max.	Unit
f _{IN}	Input Frequency on TIMER Pin				<u><i>f</i>int</u> 4	MHz
t _W	Pulse Width at TIMER Pin	V _{DD} = 3.0V V _{DD} >4.5V	1 125			μs ns

6.7 SPI CHARACTERISTICS

(T_A = -40 to +125°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
Symbol	Farameter	Test conunions	Min.	Тур.	Max.	Onit
F _{CL}	Clock Frequency	Applied on Scl			500	kHz
t _{SU}	Set-up Time	Applied on Sin		250		ns
t _h	Hold Time	Applied onSin		50		ns

6.8 ARTIMER ELECTRICAL CHARACTERISTICS

($T_A = -40$ to +125°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
Symbol	Farameter		Min	Тур	Мах	Onit
f _{IN}	Input Frequency on ARTIMin Pin	RUN and WAIT Modes				MHz
		STOP mode			2	





Figure 37. Vol versus IoI on all I/O port at Vdd=5V







Figure 39. Vol versus lol for High sink (30mA) I/Oports at T=25°C



	ST6253C/60B/63B/P5	3C/P60C/P63C MICROCON	TROLLER OPTION LIST		
Customer:					
Address:					
Contact					
Contact: Phone:					
Reference:					
STMicroelec	tronics references:				
Device:	[] ST6253C (2 KB) [] ST62P53C (2 KB)	[] ST6260B (4 KB) [] ST62P60C (4 KB)	[] ST6263B (2 KB) [] ST62P63C (2 KB)		
Package:		[] Dual in Line Plastic [] Small Outline Plastic wit	h conditioning		
Conditioning	option:	[] Standard (Tube)	[] Tape & Reel		
Temperature	-	[] 0°C to + 70°C	[] - 40°C to + 85°C		
-	-	[] - 40°C to + 125°C			
Marking:		PSO28 (8 char. m	max):		
Authorized cl	naracters are letters, digit	SSOP28 (11 char s, '.', '-', '/' and spaces only.	: max):		
Oscillator Sat	feguard*:	[] Enabled	[] Disabled		
Oscillator Sel	lection:	[] Quartz crystal / Ceramic [] RC network	resonator		
Reset Delay:		[] 32768 cycle delay	[] 2048 cycle delay		
Watchdog Se	election:	[] Software Activation	[] Hardware Activation		
	I-Up at RESET*:	[] Enabled	[] Disabled		
	I-Up at RESET*:	[] Enabled	[] Disabled		
External STC	P Mode Control:	[] Enabled	[] Disabled		
Readout Prot	tection: FAST				
	DOM:	[] Enabled	[] Disabled		
	ROM:	[] Enabled:			
			by STMicroelectronics		
		[] Fuse can be bl	own by the customer		
		[] Disabled			
Low Voltage		[] Enabled	[] Disabled		
NMI pull-up*:		[] Enabled	[] Disabled		
ADC Synchro *except on S ⁻		[] Enabled	[] Disabled		
	equency in the application ating Range in the applica	ation:			