



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I²C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number of I/O	53
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.85V ~ 3.8V
Data Converters	A/D 8x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32tg232f32-qfp64">https://www.e-xfl.com/product-detail/silicon-labs/efm32tg232f32-qfp64</a>


## 2 System Summary

### 2.1 System Introduction

The EFM32 MCUs are the world's most energy friendly microcontrollers. With a unique combination of the powerful 32-bit ARM Cortex-M3, innovative low energy techniques, short wake-up time from energy saving modes, and a wide selection of peripherals, the EFM32TG microcontroller is well suited for any battery operated application as well as other systems requiring high performance and low-energy consumption. This section gives a short introduction to each of the modules in general terms and also shows a summary of the configuration for the EFM32TG232 devices. For a complete feature set and in-depth information on the modules, the reader is referred to the *EFM32TG Reference Manual*.

A block diagram of the EFM32TG232 is shown in Figure 2.1 (p. 3) .

**Figure 2.1. Block Diagram**



#### 2.1.1 ARM Cortex-M3 Core

The ARM Cortex-M3 includes a 32-bit RISC processor which can achieve as much as 1.25 Dhystone MIPS/MHz. A Wake-up Interrupt Controller handling interrupts triggered while the CPU is asleep is included as well. The EFM32 implementation of the Cortex-M3 is described in detail in *EFM32 Cortex-M3 Reference Manual*.

#### 2.1.2 Debug Interface (DBG)

This device includes hardware debug support through a 2-pin serial-wire debug interface . In addition there is also a 1-wire Serial Wire Viewer pin which can be used to output profiling information, data trace and software-generated messages.

#### 2.1.3 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the EFM32TG microcontroller. The flash memory is readable and writable from both the Cortex-M3 and DMA. The flash memory is

## 3 Electrical Characteristics

### 3.1 Test Conditions

#### 3.1.1 Typical Values

The typical data are based on  $T_{AMB}=25^{\circ}\text{C}$  and  $V_{DD}=3.0\text{ V}$ , as defined in Table 3.2 (p. 9), by simulation and/or technology characterisation unless otherwise specified.

#### 3.1.2 Minimum and Maximum Values

The minimum and maximum values represent the worst conditions of ambient temperature, supply voltage and frequencies, as defined in Table 3.2 (p. 9), by simulation and/or technology characterisation unless otherwise specified.

### 3.2 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings, and functional operation under such conditions are not guaranteed. Stress beyond the limits specified in Table 3.1 (p. 9) may affect the device reliability or cause permanent damage to the device. Functional operating conditions are given in Table 3.2 (p. 9).

**Table 3.1. Absolute Maximum Ratings**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$T_{STG}$	Storage temperature range		-40		150 <sup>1</sup>	°C
$T_S$	Maximum soldering temperature	Latest IPC/JEDEC J-STD-020 Standard			260	°C
$V_{DDMAX}$	External main supply voltage		0		3.8	V
$V_{IOPIN}$	Voltage on any I/O pin		-0.3		$V_{DD}+0.3$	V

<sup>1</sup>Based on programmed devices tested for 10000 hours at 150°C. Storage temperature affects retention of preprogrammed calibration values stored in flash. Please refer to the Flash section in the Electrical Characteristics for information on flash data retention for different temperatures.

### 3.3 General Operating Conditions

#### 3.3.1 General Operating Conditions


**Table 3.2. General Operating Conditions**

Symbol	Parameter	Min	Typ	Max	Unit
$T_{AMB}$	Ambient temperature range	-40		85	°C
$V_{DDOP}$	Operating supply voltage	1.98		3.8	V
$f_{APB}$	Internal APB clock frequency			32	MHz
$f_{AHB}$	Internal AHB clock frequency			32	MHz


## 3.4 Current Consumption

**Table 3.3. Current Consumption**


Symbol	Parameter	Condition	Min	Typ	Max	Unit
$I_{EM0}$	EM0 current. No prescaling. Running prime number calculation code from Flash. (Production test condition = 14 MHz)	32 MHz HFXO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		157		$\mu A / MHz$
		28 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		150	170	$\mu A / MHz$
		21 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		153	172	$\mu A / MHz$
		14 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		155	175	$\mu A / MHz$
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		157	178	$\mu A / MHz$
		6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		162	183	$\mu A / MHz$
		1.2 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V	200		240	$\mu A / MHz$
$I_{EM1}$	EM1 current (Production test condition = 14 MHz)	32 MHz HFXO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		53		$\mu A / MHz$
		28 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		51	57	$\mu A / MHz$
		21 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		55	59	$\mu A / MHz$
		14 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		56	61	$\mu A / MHz$
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		58	63	$\mu A / MHz$
		6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		63	68	$\mu A / MHz$
		1.2 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V	100		122	$\mu A / MHz$
$I_{EM2}$	EM2 current	EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD} = 3.0$ V, $T_{AMB} = 25^\circ C$		1.0	1.2	$\mu A$
		EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD} = 3.0$ V, $T_{AMB} = 85^\circ C$		2.4	5.0	$\mu A$
$I_{EM3}$	EM3 current	$V_{DD} = 3.0$ V, $T_{AMB} = 25^\circ C$		0.59	1.0	$\mu A$
		$V_{DD} = 3.0$ V, $T_{AMB} = 85^\circ C$		2.0	4.5	$\mu A$
$I_{EM4}$	EM4 current	$V_{DD} = 3.0$ V, $T_{AMB} = 25^\circ C$		0.02	0.055	$\mu A$
		$V_{DD} = 3.0$ V, $T_{AMB} = 85^\circ C$		0.25	0.70	$\mu A$

**Figure 3.4. Typical Low-Level Output Current, 2V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST




GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH

**Figure 3.7. Typical High-Level Output Current, 3V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = LOW



GPIO\_Px\_CTRL DRIVEMODE = STANDARD



GPIO\_Px\_CTRL DRIVEMODE = HIGH



Symbol	Parameter	Condition	Min	Typ	Max	Unit
		$f_{HFRCO} = 14 \text{ MHz}$			104	$\mu\text{A}$
		$f_{HFRCO} = 11 \text{ MHz}$			94	$\mu\text{A}$
		$f_{HFRCO} = 6.6 \text{ MHz}$			63	$\mu\text{A}$
		$f_{HFRCO} = 1.2 \text{ MHz}$			22	$\mu\text{A}$
TUNESTEP <sub>H-FRCO</sub>	Frequency step for LSB change in TUNING value			0.3 <sup>3</sup>		%

<sup>1</sup>For devices with prod. rev. < 19, Typ = 7MHz and Min/Max values not applicable.



<sup>2</sup>For devices with prod. rev. < 19, Typ = 1MHz and Min/Max values not applicable.

<sup>3</sup>The TUNING field in the CMU\_HFRCOCTRL register may be used to adjust the HFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the HFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.

**Figure 3.11. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature**




**Figure 3.12. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature**




Symbol	Parameter	Condition	Min	Typ	Max	Unit
SINAD <sub>ADC</sub>	Signal-to-Noise And Distortion-ratio (SINAD)	200 kSamples/s, 12 bit, differential, internal 1.25V reference		63		dB
		200 kSamples/s, 12 bit, differential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differential, V <sub>DD</sub> reference		69		dB
		200 kSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference		70		dB
		1 MSamples/s, 12 bit, single ended, internal 1.25V reference		58		dB
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		62		dB
		1 MSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		64		dB
		1 MSamples/s, 12 bit, differential, internal 1.25V reference		60		dB
		1 MSamples/s, 12 bit, differential, internal 2.5V reference		64		dB
		1 MSamples/s, 12 bit, differential, 5V reference		54		dB
		1 MSamples/s, 12 bit, differential, V <sub>DD</sub> reference		66		dB
		1 MSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference		68		dB
		200 kSamples/s, 12 bit, single ended, internal 1.25V reference		61		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		65		dB
SFDR <sub>ADC</sub>	Spurious-Free Dynamic Range (SFDR)	200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		66		dB
		200 kSamples/s, 12 bit, differential, internal 1.25V reference		63		dB
		200 kSamples/s, 12 bit, differential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differential, V <sub>DD</sub> reference	62	68		dB
		200 kSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference		69		dB
		1 MSamples/s, 12 bit, single ended, internal 1.25V reference		64		dBc
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		76		dBc

Symbol	Parameter	Condition	Min	Typ	Max	Unit
		1 MSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		73		dBc
		1 MSamples/s, 12 bit, differential, internal 1.25V reference		66		dBc
		1 MSamples/s, 12 bit, differential, internal 2.5V reference		77		dBc
		1 MSamples/s, 12 bit, differential, V <sub>DD</sub> reference		76		dBc
		1 MSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference		75		dBc
		1 MSamples/s, 12 bit, differential, 5V reference		69		dBc
		200 kSamples/s, 12 bit, single ended, internal 1.25V reference		75		dBc
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		75		dBc
		200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference	68	76		dBc
		200 kSamples/s, 12 bit, differential, internal 1.25V reference		79		dBc
		200 kSamples/s, 12 bit, differential, internal 2.5V reference		79		dBc
		200 kSamples/s, 12 bit, differential, 5V reference		78		dBc
		200 kSamples/s, 12 bit, differential, V <sub>DD</sub> reference		79		dBc
		200 kSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference		79		dBc
V <sub>ADCOFFSET</sub>	Offset voltage	After calibration, single ended	-4	0.3	4	mV
		After calibration, differential		0.3		mV
TGRAD <sub>ADCTH</sub>	Thermometer output gradient			-1.92		mV/°C
				-6.3		ADC Codes/ °C
DNL <sub>ADC</sub>	Differential non-linearity (DNL)	V <sub>DD</sub> = 3.0 V, external 2.5V reference	-1	±0.7	4	LSB
INL <sub>ADC</sub>	Integral non-linearity (INL), End point method	V <sub>DD</sub> = 3.0 V, external 2.5V reference		±1.2	±3	LSB
MC <sub>ADC</sub>	No missing codes		11.999 <sup>1</sup>	12		bits
GAIN <sub>ED</sub>	Gain error drift	1.25V reference		0.01 <sup>2</sup>	0.033 <sup>3</sup>	%/°C
		2.5V reference		0.01 <sup>2</sup>	0.03 <sup>3</sup>	%/°C
OFFSET <sub>ED</sub>	Offset error drift	1.25V reference		0.2 <sup>2</sup>	0.7 <sup>3</sup>	LSB/°C
		2.5V reference		0.2 <sup>2</sup>	0.62 <sup>3</sup>	LSB/°C


<sup>1</sup>On the average every ADC will have one missing code, most likely to appear around  $2048 \pm n*512$  where n can be a value in the set {-3, -2, -1, 1, 2, 3}. There will be no missing code around 2048, and in spite of the missing code the ADC will be monotonic

**Figure 3.21. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°C**


1.25V Reference




2.5V Reference




2XVDDVSS Reference




5VDIFF Reference




VDD Reference

**Figure 3.22. ADC Absolute Offset, Common Mode = Vdd /2**


Offset vs Supply Voltage, Temp = 25°C



Offset vs Temperature, Vdd = 3V

**Figure 3.23. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V**

Signal to Noise Ratio (SNR)




Spurious-Free Dynamic Range (SFDR)

### 3.11 Digital Analog Converter (DAC)

**Table 3.15. DAC**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{DACOUT}$	Output voltage range	VDD voltage reference, single ended	0		$V_{DD}$	V
$V_{DACCm}$	Output common mode voltage range		0		$V_{DD}$	V
$I_{DAC}$	Active current including references for 2 channels	500 kSamples/s, 12bit			400	$\mu A$
		100 kSamples/s, 12 bit			200	$\mu A$
		1 kSamples/s 12 bit NORMAL			17	$\mu A$
$SR_{DAC}$	Sample rate				500	ksamples/s

**Figure 3.28. OPAMP Voltage Noise Spectral Density (Non-Unity Gain)**

## 3.14 Voltage Comparator (VCMP)

**Table 3.18. VCMP**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{VCMPPIN}$	Input voltage range			$V_{DD}$		V
$V_{VCMPCM}$	VCMP Common Mode voltage range			$V_{DD}$		V
$I_{VCMP}$	Active current	BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register		0.3	0.6	$\mu A$
		BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. LPREF=0.		22	30	$\mu A$
$t_{VCMPREF}$	Startup time reference generator	NORMAL		10		$\mu s$
$V_{VCMPOFFSET}$	Offset voltage	Single ended		10		mV
		Differential		10		mV
$V_{VCMPHYST}$	VCMP hysteresis			17		mV
$t_{VCMPSTART}$	Startup time				10	$\mu s$

The  $V_{DD}$  trigger level can be configured by setting the TRIGLEVEL field of the VCMP\_CTRL register in accordance with the following equation:

### VCMP Trigger Level as a Function of Level Setting

$$V_{DD \text{ Trigger Level}} = 1.667V + 0.034 \times \text{TRIGLEVEL} \quad (3.2)$$

## 3.15 I2C

**Table 3.19. I2C Standard-mode (Sm)**

Symbol	Parameter	Min	Typ	Max	Unit
$f_{SCL}$	SCL clock frequency	0		$100^1$	kHz
$t_{LOW}$	SCL clock low time	4.7			$\mu s$
$t_{HIGH}$	SCL clock high time	4.0			$\mu s$
$t_{SU,DAT}$	SDA set-up time	250			ns
$t_{HD,DAT}$	SDA hold time	8		$3450^{2,3}$	ns
$t_{SU,STA}$	Repeated START condition set-up time	4.7			$\mu s$
$t_{HD,STA}$	(Repeated) START condition hold time	4.0			$\mu s$
$t_{SU,STO}$	STOP condition set-up time	4.0			$\mu s$
$t_{BUF}$	Bus free time between a STOP and START condition	4.7			$\mu s$

<sup>1</sup>For the minimum HFPERCLK frequency required in Standard-mode, see the I2C chapter in the EFM32TG Reference Manual.

<sup>2</sup>The maximum SDA hold time ( $t_{HD,DAT}$ ) needs to be met only when the device does not stretch the low time of SCL ( $t_{LOW}$ ).

<sup>3</sup>When transmitting data, this number is guaranteed only when  $I2Cn\_CLKDIV < ((3450 * 10^{-9}) [s] * f_{HFPERCLK} [\text{Hz}]) - 4$ .

## 5 PCB Layout and Soldering

### 5.1 Recommended PCB Layout

Figure 5.1. TQFP64 PCB Land Pattern





Table 5.1. QFP64 PCB Land Pattern Dimensions (Dimensions in mm)

Symbol	Dim. (mm)	Symbol	Pin number	Symbol	Pin number
a	1.60	P1	1	P6	48
b	0.30	P2	16	P7	49
c	0.50	P3	17	P8	64
d	11.50	P4	32	-	-
e	11.50	P5	33	-	-

**Figure 5.3. TQFP64 PCB Stencil Design****Table 5.3. QFP64 PCB Stencil Design Dimensions (Dimensions in mm)**

Symbol	Dim. (mm)
a	1.50
b	0.20
c	0.50
d	11.50
e	11.50

1. The drawings are not to scale.
2. All dimensions are in millimeters.
3. All drawings are subject to change without notice.
4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
5. Stencil thickness 0.125 mm.
6. For detailed pin-positioning, see Figure 4.3 (p. 52) .

## 5.2 Soldering Information

The latest IPC/JEDEC J-STD-020 recommendations for Pb-Free reflow soldering should be followed.

The packages have a Moisture Sensitivity Level rating of 3, please see the latest IPC/JEDEC J-STD-033 standard for MSL description and level 3 bake conditions.

## 7 Revision History

### 7.1 Revision 1.40

March 6th, 2015

Updated Block Diagram.

Updated Energy Modes current consumption.

Updated Power Management section.

Updated LFRCO and HFRCO sections.

Added AUXHFRCO to block diagram and Electrical Characteristics.

Corrected unit to kHz on LFRCO plots y-axis.

Updated ADC section and added clarification on conditions for INL<sub>ADC</sub> and DNL<sub>ADC</sub> parameters.

Updated DAC section and added clarification on conditions for INL<sub>DAC</sub> and DNL<sub>DAC</sub> parameters.

Updated OPAMP section.

Updated ACMP section and the response time graph.

Updated VCMP section.

Updated Digital Peripherals section.

### 7.2 Revision 1.30

July 2nd, 2014

Corrected single power supply voltage minimum value from 1.85V to 1.98V.

Updated current consumption.

Updated transition between energy modes.

Updated power management data.

Updated GPIO data.

Updated LFXO, HFXO, HFRCO and ULFRCO data.

Updated LFRCO and HFRCO plots.

Updated ACMP data.

### 7.3 Revision 1.21

November 21st, 2013

Updated figures.

Updated errata-link.

Updated chip marking.

Added link to Environmental and Quality information.

Re-added missing DAC-data.

## 7.4 Revision 1.20

September 30th, 2013

Added I2C characterization data.

Corrected GPIO operating voltage from 1.8 V to 1.85 V.

Corrected the ADC gain and offset measurement reference voltage from 2.25 to 2.5V.

Corrected the ADC resolution from 12, 10 and 6 bit to 12, 8 and 6 bit.

Document changed status from "Preliminary".

Updated Environmental information.

Updated trademark, disclaimer and contact information.

Other minor corrections.

## 7.5 Revision 1.10

June 28th, 2013

Updated power requirements in the Power Management section.

Removed minimum load capacitance figure and table. Added reference to application note.

Other minor corrections.

## 7.6 Revision 1.00

September 11th, 2012

Updated the HFRCO 1 MHz band typical value to 1.2 MHz.

Updated the HFRCO 7 MHz band typical value to 6.6 MHz.

Added GPIO\_EM4WU3, GPIO\_EM4WU4 and GPIO\_EM4WU5 pins and removed GPIO\_EM4WU1 in the Alternate functionality overview table.

Other minor corrections.

## 7.7 Revision 0.96

May 4th, 2012

Corrected PCB footprint figures and tables.

## 7.8 Revision 0.95

February 27th, 2012

Corrected operating voltage from 1.8 V to 1.85 V.

## B Contact Information

**Silicon Laboratories Inc.**  
400 West Cesar Chavez  
Austin, TX 78701

Please visit the Silicon Labs Technical Support web page:  
<http://www.silabs.com/support/pages/contacttechnicalsupport.aspx>  
and register to submit a technical support request.

## Table of Contents

1. Ordering Information .....	2
2. System Summary .....	3
2.1. System Introduction .....	3
2.2. Configuration Summary .....	7
2.3. Memory Map .....	7
3. Electrical Characteristics .....	9
3.1. Test Conditions .....	9
3.2. Absolute Maximum Ratings .....	9
3.3. General Operating Conditions .....	9
3.4. Current Consumption .....	10
3.5. Transition between Energy Modes .....	12
3.6. Power Management .....	12
3.7. Flash .....	13
3.8. General Purpose Input Output .....	13
3.9. Oscillators .....	21
3.10. Analog Digital Converter (ADC) .....	26
3.11. Digital Analog Converter (DAC) .....	34
3.12. Operational Amplifier (OPAMP) .....	35
3.13. Analog Comparator (ACMP) .....	40
3.14. Voltage Comparator (VCMP) .....	42
3.15. I2C .....	42
3.16. Digital Peripherals .....	43
4. Pinout and Package .....	45
4.1. Pinout .....	45
4.2. Alternate Functionality Pinout .....	48
4.3. GPIO Pinout Overview .....	51
4.4. Opamp Pinout Overview .....	51
4.5. TQFP64 Package .....	52
5. PCB Layout and Soldering .....	54
5.1. Recommended PCB Layout .....	54
5.2. Soldering Information .....	56
6. Chip Marking, Revision and Errata .....	57
6.1. Chip Marking .....	57
6.2. Revision .....	57
6.3. Errata .....	57
7. Revision History .....	58
7.1. Revision 1.40 .....	58
7.2. Revision 1.30 .....	58
7.3. Revision 1.21 .....	58
7.4. Revision 1.20 .....	59
7.5. Revision 1.10 .....	59
7.6. Revision 1.00 .....	59
7.7. Revision 0.96 .....	59
7.8. Revision 0.95 .....	59
7.9. Revision 0.92 .....	60
7.10. Revision 0.90 .....	60
A. Disclaimer and Trademarks .....	61
A.1. Disclaimer .....	61
A.2. Trademark Information .....	61
B. Contact Information .....	62
B.1. .....	62

## List of Figures

2.1. Block Diagram .....	3
2.2. EFM32TG232 Memory Map with largest RAM and Flash sizes .....	8
3.1. EM2 current consumption. RTC prescaled to 1kHz, 32.768 kHz LFRCO. ....	11
3.2. EM3 current consumption. ....	11
3.3. EM4 current consumption. ....	11
3.4. Typical Low-Level Output Current, 2V Supply Voltage .....	15
3.5. Typical High-Level Output Current, 2V Supply Voltage .....	16
3.6. Typical Low-Level Output Current, 3V Supply Voltage .....	17
3.7. Typical High-Level Output Current, 3V Supply Voltage .....	18
3.8. Typical Low-Level Output Current, 3.8V Supply Voltage .....	19
3.9. Typical High-Level Output Current, 3.8V Supply Voltage .....	20
3.10. Calibrated LFRCO Frequency vs Temperature and Supply Voltage .....	22
3.11. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature .....	23
3.12. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature .....	23
3.13. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature .....	24
3.14. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature .....	24
3.15. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature .....	24
3.16. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature .....	25
3.17. Integral Non-Linearity (INL) .....	30
3.18. Differential Non-Linearity (DNL) .....	30
3.19. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°C .....	31
3.20. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C .....	32
3.21. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°C .....	33
3.22. ADC Absolute Offset, Common Mode = Vdd /2 .....	34
3.23. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V .....	34
3.24. OPAMP Common Mode Rejection Ratio .....	37
3.25. OPAMP Positive Power Supply Rejection Ratio .....	38
3.26. OPAMP Negative Power Supply Rejection Ratio .....	38
3.27. OPAMP Voltage Noise Spectral Density (Unity Gain) $V_{out}=1V$ .....	38
3.28. OPAMP Voltage Noise Spectral Density (Non-Unity Gain) .....	39
3.29. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1 .....	41
4.1. EFM32TG232 Pinout (top view, not to scale) .....	45
4.2. Opamp Pinout .....	52
4.3. TQFP64 .....	52
5.1. TQFP64 PCB Land Pattern .....	54
5.2. TQFP64 PCB Solder Mask .....	55
5.3. TQFP64 PCB Stencil Design .....	56
6.1. Example Chip Marking (top view) .....	57

## List of Tables

1.1. Ordering Information .....	2
2.1. Configuration Summary .....	7
3.1. Absolute Maximum Ratings .....	9
3.2. General Operating Conditions .....	9
3.3. Current Consumption .....	10
3.4. Energy Modes Transitions .....	12
3.5. Power Management .....	12
3.6. Flash .....	13
3.7. GPIO .....	13
3.8. LFXO .....	21
3.9. HFXO .....	21
3.10. LFRCO .....	22
3.11. HFRCO .....	22
3.12. AUXHFRCO .....	25
3.13. ULFRCO .....	25
3.14. ADC .....	26
3.15. DAC .....	34
3.16. OPAMP .....	35
3.17. ACMP .....	40
3.18. VCMP .....	42
3.19. I2C Standard-mode (Sm) .....	42
3.20. I2C Fast-mode (Fm) .....	43
3.21. I2C Fast-mode Plus (Fm+) .....	43
3.22. Digital Peripherals .....	43
4.1. Device Pinout .....	45
4.2. Alternate functionality overview .....	48
4.3. GPIO Pinout .....	51
4.4. QFP64 (Dimensions in mm) .....	53
5.1. QFP64 PCB Land Pattern Dimensions (Dimensions in mm) .....	54
5.2. QFP64 PCB Solder Mask Dimensions (Dimensions in mm) .....	55
5.3. QFP64 PCB Stencil Design Dimensions (Dimensions in mm) .....	56