

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XE


Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	35
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 13x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128gp204t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

Pin Diagrams



4.2 Data Address Space

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 CPU has a separate 16-bit-wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps is shown in Figure 4-4.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15>=0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.8.3 "Reading Data from Program Memory Using Program Space Visibility").

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices implement up to 16 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte is returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE

The 8 Kbyte area between 0x0000 and 0x1FFF is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an address pointer.

TABLE 4-1: CPU CORE REGISTERS MAP (CONTINUED)

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
MODCON	0046	XMODEN	YMODEN	—	BWM<3:0> YWM<3:0> XWM<3:0>								0000					
XMODSRT	0048		XS<15:1>								0	XXXX						
XMODEND	004A		XE<15:1>							1	XXXX							
YMODSRT	004C		YS<15:1>								0	XXXX						
YMODEND	004E		YE<15:1>								1	XXXX						
XBREV	0050	BREN	BREN XB<14:0>								XXXX							
DISICNT	0052	— — Disable Interrupts Counter Register 2							XXXX									

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE	4-4:	INTER	INTERRUPT CONTROLLER REGISTER MAP													-		
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	0082	ALTIVT	DISI	_	_	_		_		_	_	_	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	—	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0088	_	DMA4IF	PMPIF	_	_	_	_	_	_	_	_	DMA3IF	C1IF ⁽¹⁾	C1RXIF ⁽¹⁾	SPI2IF	SPI2EIF	0000
IFS3	008A	_	RTCIF	DMA5IF	DCIIF	DCIEIF	-	—		—		_	_		_	_		0000
IFS4	008C	DAC1LIF ⁽²⁾	DAC1RIF ⁽²⁾	—	—	_	-	—		—	C1TXIF ⁽¹⁾	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF		0000
IEC0	0094	_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0098	_	DMA4IE	PMPIE	—	_	-	—		—		_	DMA3IE	C1IE ⁽¹⁾	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE	0000
IEC3	009A	_	RTCIE	DMA5IE	DCIIE	DCIEIE	-	—		—		_	_		_	_		0000
IEC4	009C	DAC1LIE ⁽²⁾	DAC1RIE ⁽²⁾	—	—	_	-	—		—	C1TXIE ⁽¹⁾	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE		0000
IPC0	00A4	_	-	T1IP<2:0>		_	(DC1IP<2:0	>	—		IC1IP<2:0>			IN	T0IP<2:0>		4444
IPC1	00A6	_	-	T2IP<2:0>		_	(DC2IP<2:0	>	—		IC2IP<2:0>			DN	MA0IP<2:0	>	4444
IPC2	00A8	_	U	1RXIP<2:0	>	_	93	SPI1IP<2:0	>	—		SPI1EIP<2:0	>		٦	T3IP<2:0>		4444
IPC3	00AA	_		—	—	_	D	MA1IP<2:0)>	—		AD1IP<2:0>			U	1TXIP<2:0>	•	0444
IPC4	00AC	—	(CNIP<2:0>		—		CMIP<2:0>	•	—	I	WI2C1IP<2:0	>	-	SI	2C1IP<2:0	>	4444
IPC5	00AE	—	l.	C8IP<2:0>		—		IC7IP<2:0>	•	—	-	—	_	-	IN	NT1IP<2:0>		4404
IPC6	00B0	—		T4IP<2:0>		—	(DC4IP<2:0	>	—		OC3IP<2:0>		-	DN	MA2IP<2:0	>	4444
IPC7	00B2	_	U	2TXIP<2:0	>	_	U	2RXIP<2:0)>	—		INT2IP<2:0>	•		٦	T5IP<2:0>		4444
IPC8	00B4	—	С	1IP<2:0>(1)	—	C1	RXIP<2:0	_{>} (1)	—		SPI2IP<2:0>	•	-	SF	PI2EIP<2:0	>	4444
IPC9	00B6	—	_	—	—	—	_	—	-	—	-	—	_	-	DN	MA3IP<2:0	>	0004
IPC11	00BA	—	_	—	—	—	D	MA4IP<2:0)>	—		PMPIP<2:0>	•	-	—	—	_	0440
IPC14	00C0	—	D	CIEIP<2:0	>	—	_	—	-	—	-	—	_	-	—	—	_	4000
IPC15	00C2	—	_	—	—	—	I	RTCIP<2:0	>	—		DMA5IP<2:0	>	-	D	CIIP<2:0>		0444
IPC16	00C4	—	С	RCIP<2:0	>	_	I	J2EIP<2:0	>	—		U1EIP<2:0>		_	—	_	—	4440
IPC17	00C6	—	_	_	—	_	C	TXIP<2:0	(1)	—		DMA7IP<2:0	>	_	DN	MA6IP<2:0	>	0444
IPC19	00CA	—	DAG	C1LIP<2:0	>(2)	_	DA	C1RIP<2:0	>(2)	—	_	_	_	_	—	_	—	4400
INTTREG	00E0	_		_	—		ILR<3	:0>>		—			VEC	CNUM<6:0>				4444

TABLE 4-4. INTERRUPT CONTROLLER REGISTER MAP

Legend:

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1:

Interrupts disabled on devices without ECAN™ modules. Interrupts disabled on devices without Audio DAC modules. 2:

6.0 RESETS

- Note 1: This data sheet summarizes the features dsPIC33FJ32GP302/304. of the dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Reset" (DS70192) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.

Note: Refer to the specific peripheral section or Section 3.0 "CPU" of this manual for register Reset states.

All types of device Reset sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR bit (RCON<0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

The status bits in the RCON register Note: should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.




TABLE 7-1:		UKS	
Vector Number	IVT Address	AIVT Address	Interrupt Source
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x00008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	DMA Error
6-7	0x000010-0x000012	0x000110-0x000112	Reserved
8	0x000014	0x000114	INT0 – External Interrupt 0
9	0x000016	0x000116	IC1 – Input Capture 1
10	0x000018	0x000118	OC1 – Output Compare 1
11	0x00001A	0x00011A	T1 – Timer1
12	0x00001C	0x00011C	DMA0 – DMA Channel 0
13	0x00001E	0x00011E	IC2 – Input Capture 2
14	0x000020	0x000120	OC2 – Output Compare 2
15	0x000022	0x000122	T2 – Timer2
16	0x000024	0x000124	T3 – Timer3
17	0x000026	0x000126	SPI1E – SPI1 Error
18	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	0x00002A	0x00012A	U1RX – UART1 Receiver
20	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	0x00002E	0x00012E	ADC1 – ADC 1
22	0x000030	0x000130	DMA1 – DMA Channel 1
23	0x000032	0x000132	Reserved
24	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	0x000038	0x000138	CM – Comparator Interrupt
27	0x00003A	0x00013A	CN – Change Notification Interrupt
28	0x00003C	0x00013C	INT1 – External Interrupt 1
29	0x00003E	0x00013E	Reserved
30	0x000040	0x000140	IC7 – Input Capture 7
31	0x000042	0x000142	IC8 – Input Capture 8
32	0x000044	0x000144	DMA2 – DMA Channel 2
33	0x000046	0x000146	OC3 – Output Compare 3
34	0x000048	0x000148	OC4 – Output Compare 4
35	0x00004A	0x00014A	T4 – Timer4
36	0x00004C	0x00014C	T5 – Timer5
37	0x000046	0x00014E	INT2 – External Interrupt 2
38	0x000050	0x00014L	U2RX – UART2 Receiver
39	0x000052	0x000152	U2TX – UART2 Transmitter
40	0x000054	0x000152	SPI2E – SPI2 Error
40	0x000056	0x000154	SPI2 – SPI2 Transfer Done
41	0x000058	0x000158	C1RX – ECAN1 RX Data Ready
43	0x00005A	0x000158	C1 – ECAN1 Event
43	0x00005A	0x00015A	DMA3 – DMA Channel 3
45-52	0x00005E-0x00006C	0x00015E-0x00016C	Reserved
53	0x00003E-0x00000C	0x00016E	PMP – Parallel Master Port
54	0x000070	0x000170	DMA – DMA Channel 4

TABLE 7-1: INTERRUPT VECTORS

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	 Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—		U2TXIP<2:0>				U2RXIP<2:0>					
oit 15					I		bi				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		INT2IP<2:0>				T5IP<2:0>					
bit 7							bi				
Legend:											
R = Readab	le bit	W = Writable		U = Unimpler	mented bit, rea	id as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown				
bit 15	-	nted: Read as '									
bit 14-12		>: UART2 Trans									
	•	upt is priority 7 (nignest priori	ity interrupt)							
	•										
	•										
		upt is priority 1	م ام ام ما								
L:L 44		ipt source is dis									
bit 11	-	Unimplemented: Read as '0'									
bit 10-8		U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)									
	•	•									
	•										
	•										
		upt is priority 1	ablad								
bit 7		ipt source is dis									
	-	nted: Read as '		/ hita							
bit 6-4		 External Interrule Ipt is priority 7 (
	•		nighest phon	ity interrupt)							
	•										
	•										
		upt is priority 1 upt source is dis	ablad								
hit 2		nted: Read as '									
bit 3 bit 2-0	-										
DIL 2-0		Fimer5 Interrupt .pt is priority 7 (-	ity interrunt)							
	•		ingriest priori	ity interrupt)							
	•										
	•										
		upt is priority 1	ablad								
	000 = mem	pt source is dis	auleu								

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER 8	-2: DIVIAXI	REQ: DMA C	HANNEL X	IRQ SELECT	REGISTER			
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
FORCE ⁽¹⁾	_	—	—	_	_	—		
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—			I	RQSEL6<6:0>	(2)			
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 15	FORCE: Force	e DMA Transfe	er bit ⁽¹⁾					
		ngle DMA tran						
	0 = Automatic	DMA transfer	initiation by D	MA request				
bit 14-7	Unimplemen	ted: Read as '	כ'					
bit 6-0	IRQSEL<6:0>	: DMA Periphe	eral IRQ Num	ber Select bits	(2)			
	1111111 = D	MAIRQ127 sel	ected to be C	hannel DMARI	EQ			
	•							
	•							
	0000000 = D	MAIRQ0 selec	ted to be Cha	nnel DMAREC)			
	0000000 - D				¢			

REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

- **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.
 - 2: Refer to Table 7-1 for a complete listing of IRQ numbers for all interrupt sources.

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 2	XWCOL2: Channel 2 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit
	1 = Write collision detected

0 = No write collision detected

NOTES:

20.3 **DCI Control Registers**

R/W-0 U-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 DCIEN DCISIDL DLOOP CSCKD CSCKE COFSD ___ ____ bit 15 Г 11_0 11_0

DCICON1: DCI CONTROL REGISTER 1 REGISTER 20-1:

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0				
UNFM	CSDOM	DJST	—	_	_	COFSI	M<1:0>				
bit 7		-				-	bit				
Legend:											
R = Readabl		W = Writable	d as '0'								
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	DCIEN: DCI Module Enable bit 1 = Module is enabled										
	1 = Module is 0 = Module is										
bit 14	Unimplemer	nted: Read as '	0'								
bit 13	DCISIDL: DO	CI Stop in Idle C	ontrol bit								
	1 = Module will halt in CPU Idle mode										
		vill continue to c	-	'U Idle mode							
bit 12	-	nimplemented: Read as '0'									
bit 11	DLOOP: Digital Loopback Mode Control bit										
	 1 = Digital Loopback mode is enabled. CSDI and CSDO pins internally connected. 0 = Digital Loopback mode is disabled 										
bit 10	CSCKD: Sample Clock Direction Control bit										
	1 = CSCK pin is an input when DCI module is enabled										
	0 = CSCK pin is an output when DCI module is enabled										
bit 9	CSCKE: Sample Clock Edge Control bit										
	 1 = Data changes on serial clock falling edge, sampled on serial clock rising edge 0 = Data changes on serial clock rising edge, sampled on serial clock falling edge 										
bit 8	COFSD: Frame Synchronization Direction Control bit										
	 1 = COFS pin is an input when DCI module is enabled 0 = COFS pin is an output when DCI module is enabled 										
bit 7	UNFM: Underflow Mode bit										
		last value writte			n a transmit un	derflow					
bit 6	CSDOM: Set	rial Data Output	Mode bit								
	CSDOM: Serial Data Output Mode bit 1 = CSDO pin will be tri-stated during disabled transmit time slots										
	0 = CSDO pin drives '0's during disabled transmit time slots										
bit 5	DJST: DCI D	ata Justification	Control bit								
	1 = Data transmission/reception is begun during the same serial clock cycle as the frame										
	synchronization pulse 0 = Data transmission/reception is begun one serial clock cycle after frame synchronization pulse										
h #4.0		-	-	n one serial cloc	ск сусіе апег та	ame synchroniz	ation pulse				
bit 4-2	-	nted: Read as '									
bit 1-0		>: Frame Sync	IVIODE DITS								
		C-Link mode									
		me Sync mode									
		hannel Frame S	ync mode								

bit 8

NOTES:

tr Assembly Assembly Syntax		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
MPY	MPY Wm*Wn,Ac	cc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
	MPY Wm*Wm,Ac	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
MPY.N	MPY.N Wm*Wn,Ac	cc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
MSC	MSC Wm*Wm, Acc, Wx, Wxd, Wy, Wyd		Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
MUL	MUL.SS		{Wnd + 1. Wnd} = signed(Wb) * signed(Ws)	1	1	None
	MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
	MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
	MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
	MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
	MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
	MUL	f	W3:W2 = f * WREG	1	1	None
NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
	NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
	NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
	NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
NOP	NOP		No Operation	1	1	None
	NOPR		No Operation	1	1	None
POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
	POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
	POP.S		Pop Shadow Registers	1	1	All
PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
	PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
	PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
	PUSH.S		Push Shadow Registers	1	1	None
PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
RCALL	RCALL	Expr	Relative Call	1	2	None
	RCALL	Wn	Computed Call	1	2	None
REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
RESET	RESET		Software device Reset	1	1	None
RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
RETLW	RETLW	#lit10,Wn				None
RETURN	RETURN			1		None
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
	RLC	f,WREG	с <i>;</i>		1	C,N,Z
			3 ,			C,N,Z
RLNC						N,Z
			,			N,Z
						N,Z
	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
RRC	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
	Mnemonic MPY MPY.N MSC MUL MUL MUL NEG NUL NUL NUL NUL NUL NUL NUL NUL	MnemonicMPY Mm*Wn, AG MPY Mm*Wn, AG MPY.N 	MnemonicAssembly SyntaxMPYMPY Wm*Wn, Acc, Wx, Wxd, Wy, WydMPY.MPY Wm*Wn, Acc, Wx, Wxd, Wy, WydMPY.N Wm*Wn, Acc, Wx, Wxd, Wy, WydMSCMSC Wm*Wn, Acc, Wx, Wxd, Wy, WydMSCWm*Wn, Acc, Wx, Wxd, Wy, WydMULWm*Wn, Acc, Wx, Wxd, Wy, WydMSCWm*Wn, Acc, Wx, Wxd, Wy, WydMULWm*Wn, Acc, Wx, Wxd, Wy, WydMULWm*Wn, Acc, Wx, Wxd, Wy, WydMULWsMULWul, SUWULWb, Ws, WhMULWb, Ws, WhMULUWb, SU#lit1NOPNOPPOPPOPPOPWdoPOP, DWndPOP, DWndPOP, SPOPPUSHfPUSHWsoPUSHMulPUSHMulPUSHMulRCALLWnRCALLWnREPEAT#lit1REPEAT#lit1RETFIERETFIE </td <td>Mnemonic Assembly Syntax Description MPY Merry Mar Man, Acc., Wx, Wxd, Wy, Wyd Square Wm to Accumulator MPY Merry Mar, Acc., Wx, Wxd, Wy, Wyd Square Wm to Accumulator MPY Merry Mar, Acc., Wx, Wxd, Wy, Wyd (Multiply Wm by Wn) to Accumulator MSC Mm*Man, Acc., Wx, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Mm*Man, Acc., Wx, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Mm*Man, Acc., Wx, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Mm*Man, Acc., Wx, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Mm*Man, Acc., Wx, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC MSC Mol., SS Mon, Son, Mad MUL. SU Mb, Wa, Mad (Wnd + 1, Wnd) = signed(Wb) * unsigned(Wb) MUL. SU Mb, Wa, Mad (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) MUL. SU Mb, Mad (Wnd + 1, Wnd) = unsigned(Wb) * ansigned(Wb) MUL. SU Mb, Mad (Wnd + 1, Wnd) = unsigned(Wb) * ansigned(Wb) MUL. SU Mb, Mad (Wnd + 1, Wnd) = unsigned(Wb) * ansigned(Wb) * MU</td> <td>Mnemonic Assembly syntax Description Words MFY Mer Assembly syntax Multiply Wm by Wn to Accumulator 1 MFY Mer Min, Acc., Wix, Wixd, Wy, Wyd Square Wm to Accumulator 1 MFY.N Mer Yin, Acc., Wix, Wixd, Wy, Wyd (Multiply Wm by Wn to Accumulator 1 MFY.N Mer Yin, Acc., Wix, Wixd, Wy, Wyd Multiply and Subtract from Accumulator 1 MSC Mor Win, Acc., Wix, Wixd, Wy, Wyd Multiply and Subtract from Accumulator 1 MSC Mor Win, Acc., Wix, Wixd, Wy, Wyd Multiply and Subtract from Accumulator 1 MSC MSC Win Win, Acc., Wix, Wixd, Wy, Wyd Multiply and Subtract from Accumulator 1 MUL.SU Wo, Wa, Wind (Wind + 1, Wind) = unsigned(Wb) ' unsigned(Wb)</td> <td>Innemonic Pascentioly syntax Description Words Cycles MPY Milliply Wm by Wn to Accumulator 1 1 MPY Merim, Acc., Wx, Wxd, Wy, Wyd Square Wm to Accumulator 1 1 MPY.N Merim, Acc., Wx, Wxd, Wy, Wyd Multiply Wm by Wn to Accumulator 1 1 MPY.N Merim, Acc., Wx, Wxd, Wy, Wyd Multiply and Subtract from Accumulator 1 1 MSC Wm *m, Acc., Wx, Wxd, Wyd, Wyd Multiply and Subtract from Accumulator 1 1 MSL.SS Wb, Ws, Wnd, Wyd, Wyd, Wmd (Mrd + 1, Wnd) = signed(Wb) * unsigned(Wb) 1 1 1 MSL.SS Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1 MSL.UU Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1 MSL.UU Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1 MSL.UU Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1 MSL.UU Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1</td>	Mnemonic Assembly Syntax Description MPY Merry Mar Man, Acc., Wx, Wxd, Wy, Wyd Square Wm to Accumulator MPY Merry Mar, Acc., Wx, Wxd, Wy, Wyd Square Wm to Accumulator MPY Merry Mar, Acc., Wx, Wxd, Wy, Wyd (Multiply Wm by Wn) to Accumulator MSC Mm*Man, Acc., Wx, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Mm*Man, Acc., Wx, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Mm*Man, Acc., Wx, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Mm*Man, Acc., Wx, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Mm*Man, Acc., Wx, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC MSC Mol., SS Mon, Son, Mad MUL. SU Mb, Wa, Mad (Wnd + 1, Wnd) = signed(Wb) * unsigned(Wb) MUL. SU Mb, Wa, Mad (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) MUL. SU Mb, Mad (Wnd + 1, Wnd) = unsigned(Wb) * ansigned(Wb) MUL. SU Mb, Mad (Wnd + 1, Wnd) = unsigned(Wb) * ansigned(Wb) MUL. SU Mb, Mad (Wnd + 1, Wnd) = unsigned(Wb) * ansigned(Wb) * MU	Mnemonic Assembly syntax Description Words MFY Mer Assembly syntax Multiply Wm by Wn to Accumulator 1 MFY Mer Min, Acc., Wix, Wixd, Wy, Wyd Square Wm to Accumulator 1 MFY.N Mer Yin, Acc., Wix, Wixd, Wy, Wyd (Multiply Wm by Wn to Accumulator 1 MFY.N Mer Yin, Acc., Wix, Wixd, Wy, Wyd Multiply and Subtract from Accumulator 1 MSC Mor Win, Acc., Wix, Wixd, Wy, Wyd Multiply and Subtract from Accumulator 1 MSC Mor Win, Acc., Wix, Wixd, Wy, Wyd Multiply and Subtract from Accumulator 1 MSC MSC Win Win, Acc., Wix, Wixd, Wy, Wyd Multiply and Subtract from Accumulator 1 MUL.SU Wo, Wa, Wind (Wind + 1, Wind) = unsigned(Wb) ' unsigned(Wb)	Innemonic Pascentioly syntax Description Words Cycles MPY Milliply Wm by Wn to Accumulator 1 1 MPY Merim, Acc., Wx, Wxd, Wy, Wyd Square Wm to Accumulator 1 1 MPY.N Merim, Acc., Wx, Wxd, Wy, Wyd Multiply Wm by Wn to Accumulator 1 1 MPY.N Merim, Acc., Wx, Wxd, Wy, Wyd Multiply and Subtract from Accumulator 1 1 MSC Wm *m, Acc., Wx, Wxd, Wyd, Wyd Multiply and Subtract from Accumulator 1 1 MSL.SS Wb, Ws, Wnd, Wyd, Wyd, Wmd (Mrd + 1, Wnd) = signed(Wb) * unsigned(Wb) 1 1 1 MSL.SS Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1 MSL.UU Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1 MSL.UU Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1 MSL.UU Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1 MSL.UU Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

30.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 electrical characteristics. Additional information is provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 family are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁴⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(4)}$	-0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽⁴⁾	-0.3V to 3.6V
Maximum current out of Vss pin	
Maximum current into VDD pin ⁽²⁾	
Maximum current sourced/sunk by any 2x I/O pin ⁽³⁾	8 mA
Maximum current sourced/sunk by any 4x I/O pin ⁽³⁾	15 mA
Maximum current sourced/sunk by any 8x I/O pin ⁽³⁾	
Maximum current sunk by all ports	
Maximum current sourced by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 30-2).
 - 3: Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.
 - 4: See the "Pin Diagrams" section for 5V tolerant pins.

TABLE 30-7:	DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)
-------------	--

TABLE 30-7: DC CHARACTERISTICS: POWER-DOWN CORRENT (IPD)								
DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Parameter No. ⁽³⁾ Typical ⁽²⁾ Max			Units	Units Conditions				
Power-Down	Current (IPD)	(1)						
DC60d	24	68	μA	-40°C				
DC60a	28	87	μA	+25°C	0.01/	Base Power-Down Current ^(3,4)		
DC60b	124	292	μA	+85°C	3.3V			
DC60c	350	1000	μA	+125°C				
DC61d	8	13	μA	-40°C				
DC61a	10	15	μA	+25°C	3.3V	Watchdog Timer Current: ∆IwDT ^(3,5)		
DC61b	12	20	μA	+85°C	3.3V			
DC61c	13	25	μA	+125°C	1			

Note 1: IPD (Sleep) current is measured as follows:

 CPU core is off (i.e., Sleep mode), oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

• CLKO is configured as an I/O input pin in the Configuration word

· All I/O pins are configured as inputs and pulled to Vss

• MCLR = VDD, WDT and FSCM are disabled, all peripheral modules are disabled (PMDx bits are all '1's)

- RTCC is disabled
- · JTAG is disabled
- 2: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** The Watchdog Timer Current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.
- 5: These parameters are characterized, but are not tested in manufacturing.

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		0.8		8	MHz	ECPLL, HSPLL, XTPLL modes
OS51	Fsys	On-Chip VCO System Frequency		100	—	200	MHz	—
OS52	TLOCK	PLL Start-up Time (Lock Time)		0.9	1.5	3.1	mS	—
OS53	DCLK	CLKO Stability (Jitter) ⁽²⁾		-3	0.5	3	%	Measured over 100 ms period

TABLE 30-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula:

$$Peripheral Clock Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Peripheral Bit Rate Clock}}}$$

For example: Fosc = 32 MHz, DCLK = 3%, SPI bit rate clock, (i.e., SCK) is 2 MHz.

$$SPI SCK Jitter = \left\lfloor \frac{D_{CLK}}{\sqrt{\left(\frac{32 \ MHz}{2 \ MHz}\right)}} \right\rfloor = \left\lfloor \frac{3\%}{\sqrt{16}} \right\rfloor = \left\lfloor \frac{3\%}{4} \right\rfloor = 0.75\%$$

TABLE 30-18: AC CHARACTERISTICS: INTERNAL RC ACCURACY

AC CHARACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Characteristic	Min	Тур	Max	Units	Conditions			
	Internal FRC Accuracy @ 7.3728 MHz ⁽¹⁾								
F20a	FRC	-2	—	+2	%	$-40^\circ C \le T A \le +85^\circ C$	VDD = 3.0-3.6V		
F20b	FRC	-5	_	+5	%	$-40^{\circ}C \le TA \le +125^{\circ}C$	VDD = 3.0-3.6V		

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

TABLE 30-19: INTERNAL RC ACCURACY


AC CHARACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Characteristic	Min	Тур	Max	Units	Conditions				
	LPRC @ 32.768 kHz ⁽¹⁾									
F21a	LPRC	-20	±6	+20	%	$-40^{\circ}C \le TA \le +85^{\circ}C$	VDD = 3.0-3.6V			
F21b	LPRC	-30	_	+30	%	$-40^\circ C \le T_A \le +125^\circ C$	VDD = 3.0-3.6V			

Note 1: Change of LPRC frequency as VDD changes.

^{© 2007-2012} Microchip Technology Inc.


32.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS


Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.




28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







Microchip Technology Drawing C04-052C Sheet 1 of 2

Section Name	Update Description					
Section 30.0 "Electrical Characteristics"	Updated the maximum value for Extended Temperature Devices in the Thermal Operating Conditions (see Table 30-2).					
	Removed Note 4 from the DC Temperature and Voltage Specifications (see Table 30-4).					
	Updated all typical and maximum Operating Current (IDD) values (see Table 30-5).					
	Updated all typical and maximum Idle Current (IIDLE) values (see Table 30-6).					
	Updated the maximum Power-Down Current (IPD) values for parameters DC60d, DC60a, and DC60b (see Table 30-7).					
	Updated all typical Doze Current (Idoze) values (see Table 30-8).					
	Updated the maximum value for parameter DI19 and added parameters DI28, DI29, DI60a, DI60b, and DI60c to the I/O Pin Inpur Specifications (see Table 30-9).					
	Removed Note 2 from the AC Characteristics: Internal RC Accuracy (see Table 30-18).					
	Added Note 2 to the PLL Clock Timing Specifications (see Table 30-17)					
	Updated the Internal RC Accuracy minimum and maximum values for parameter F21b (see Table 30-19).					
	Updated the characteristic description for parameter DI35 in the I/O Timing Requirements (see Table 30-20).					
	Updated <i>all</i> SPI specifications (see Table 30-28 through Table 30-35 and Figure 30-9 through Figure 30-16)					
	Updated the ADC Module Specification minimum values for parameters AD05 and AD07, and updated the maximum value for parameter AD06 (see Table 30-41).					
	Updated the ADC Module Specifications (12-bit Mode) minimum and maximum values for parameter AD21a (see Table 30-42).					
	Updated all ADC Module Specifications (10-bit Mode) values, with the exception of Dynamic Performance (see Table 30-43).					
	Updated the minimum value for parameter PM6 and the maximum value for parameter PM7 in the Parallel Master Port Read Timing Requirements (see Table 30-52).					
	Added DMA Read/Write Timing Requirements (see Table 30-54).					

TABLE A-4: MAJOR SECTION UPDATES (CONTINUED)