

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DCI, DMA, I ² S, POR, PWM, WDT
Number of I/O	21
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 10x10b/12b; D/A 2x16b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128gp802-i-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 µF to 47 µF.

2.3 **CPU Logic Filter Capacitor Connection (VCAP)**

A low-ESR (< 5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7 µF and 10 µF, preferably surface mount connected within one-eights inch of the VCAP pin connected to ground. The type can be ceramic or tantalum. Refer to Section 30.0 "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-guarter inch (6 mm). Refer to Section 27.2 "On-Chip Voltage Regulator" for details.

Master Clear (MCLR) Pin 2.4


The MCLR pin provides for two specific device functions:

- Device Reset
- · Device programming and debugging


During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



EXAMPLE OF MCLR PIN CONNECTIONS



VIH and VIL specifications are met.

TABLE 4-24:PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR dsPIC33FJ128GP202/802, dsPIC33FJ64GP202/802 AND
dsPIC33FJ32GP302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON	0600	PMPEN	_	PSIDL	ADRMU	JX<1:0>	PTBEEN	PTWREN	PTRDEN	CSF1	CSF0	ALP	—	CS1P	BEP	WRSP	RDSP	0000
PMMODE	0602	BUSY	IRQM	<1:0>	INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> WAITM<3:0> WAITE<1:0>						=<1:0>	0000						
PMADDR	0604	ADDR15	DR15 CS1 ADDR<13:0> 000						0000									
PMDOUT1	0604		Parallel Port Data Out Register 1 (Buffers 0 and 1) 0						0000									
PMDOUT2	0606						P	arallel Port [Data Out Reg	gister 2 (Buff	ers 2 and 3)							0000
PMDIN1	0608						I	Parallel Port	Data In Reg	ister 1 (Buffe	ers 0 and 1)							0000
PMPDIN2	060A						I	Parallel Port	Data In Reg	ister 2 (Buffe	ers 2 and 3)							0000
PMAEN	060C	—	PTEN14	_	_	—	_	—	—	_	_	_	_	_	_	PTEN	<1:0>	0000
PMSTAT	060E	IBF	IBOV	—	—	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	_	-	OB3E	OB2E	OB1E	OB0E	008F

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-25: PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR dsPIC33FJ128GP204/804, dsPIC33FJ64GP204/804 AND dsPIC33FJ32GP304

		u31 1000																
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON	0600	PMPEN	-	PSIDL	ADRMU	JX<1:0>	PTBEEN	PTWREN	PTRDEN	CSF1	CSF0	ALP	-	CS1P	BEP	WRSP	RDSP	0000
PMMODE	0602	BUSY	IRQM	<1:0>	INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> WAITM<3:0> WAITE<1:0>							E<1:0>	0000					
PMADDR	0604	ADDR15	R15 CS1 ADDR<13:0> 000							0000								
PMDOUT1	0004		Parallel Port Data Out Register 1 (Buffers 0 and 1)							0000								
PMDOUT2	0606						P	Parallel Port I	Data Out Reg	gister 2 (Buff	ers 2 and 3))						0000
PMDIN1	0608						l	Parallel Port	Data In Reg	ister 1 (Buffe	ers 0 and 1)							0000
PMPDIN2	060A		Parallel Port Data In Register 2 (Buffers 2 and 3)						0000									
PMAEN	060C	_	PTEN14	_	_	PTEN<10:0>							0000					
PMSTAT	060E	IBF	IBOV	—	_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	—	_	OB3E	OB2E	OB1E	OB0E	008F

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70292G-page 57

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF
bit 15			-				bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8IF	IC7IF		INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	e bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	U2TXIF: UA	RT2 Transmitte	er Interrupt Flag	g Status bit			
		t request has or					
bit 14	•	t request has no		Yetus hit			
DIL 14		RT2 Receiver t request has or					
		t request has no					
bit 13	INT2IF: Exte	ernal Interrupt 2	Flag Status bit	t			
		t request has o					
		t request has no					
bit 12		5 Interrupt Flag					
		t request has or t request has no					
bit 11		4 Interrupt Flag					
		t request has o					
	0 = Interrupt	t request has no	ot occurred				
bit 10	•	out Compare C		upt Flag Status	bit		
		t request has or t request has no					
bit 9		out Compare C		upt Flag Status	bit		
	•	t request has or t request has no					
bit 8	-	MA Channel 2 [complete Interr	upt Flag Status	s bit	
		t request has o			apt ing claim		
	0 = Interrupt	t request has no	ot occurred				
bit 7	•	Capture Chann	•	lag Status bit			
		t request has or t request has no					
bit 6	IC7IF: Input	Capture Chann	nel 7 Interrupt F	ag Status bit			
		t request has or t request has no					
bit 5	Unimpleme	nted: Read as	' 0 '				
bit 4	INT1IF: Exte	ernal Interrupt 1	Flag Status bit	t			
		t request has o					
		t request has no					
bit 3	-	Change Notific	-	Flag Status bit			
		t request has or t request has no					

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

REGISTER	R /-13: IEC3:	INTERRUPT	ENABLE C	UNIROL RE	GISTER 3				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0		
_	RTCIE	DMA5IE	DCIIE	DCIEIE	—	—	_		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	_	—	_	—	—	—		
bit 7							bit C		
Legend:									
R = Readable bit W = Writable bit				U = Unimpler	mented bit, reac	l as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own		
bit 15	Unimplemen	ted: Read as '	0'						
bit 14	RTCIE: Real-	Time Clock and	d Calendar In	terrupt Enable	bit				
		request enable							
	0 = Interrupt	request not ena	abled						
bit 13	DMA5IE: DM	DMA5IE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit							
	•	 1 = Interrupt request enabled 0 = Interrupt request not enabled 							
bit 12	DCIIE: DCI E	vent Interrupt E	Enable bit						

REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

	Done. Doi Event interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 11	DCIEIE: DCI Error Interrupt Enable bit

```
1 = Interrupt request enabled
```

- 0 = Interrupt request not enabled
- bit 10-0 Unimplemented: Read as '0'

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER	7-30: IPC1	9: INTERRUPT	PRIORITY	CONTROL	REGISTER 19	1	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
_		DAC1LIP<2:0>(1)		D	AC1RIP<2:0> ^{(*}	1)
bit 15	·				•		bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 7	·	·			·	•	bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 14-12	111 = Interr • •	2:0>: DAC Left C rupt is priority 7 (I					
		upt is priority if	abled				
bit 11	Unimpleme	ented: Read as '	0'				
bit 10-8	111 = Interr • • 001 = Interr	2:0>: DAC Right rupt is priority 7 (I rupt is priority 1 rupt source is dis	highest priori		us bit ⁽¹⁾		
bit 7-0		ented: Read as '					
	-						

REGISTER 7-30: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

Note 1: Interrupts are disabled on devices without Audio DAC modules.

11.6 Peripheral Pin Select

Peripheral pin select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software, and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, once it has been established.

11.6.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 26 pins. The number of available pins depends on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number.

11.6.2 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of special function registers: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

11.6.2.1 Input Mapping

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it is mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-16). Each register contains sets of 5-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.

Figure 11-2 illustrates remappable pin selection for U1RX input.





FIGURE 11-2: REMAPPABLE MUX INPUT FOR U1RX



11.9 Peripheral Pin Select Registers

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 family of devices implement 33 registers for remappable peripheral configuration:

- 16 Input Remappable Peripheral Registers:
 - RPINR0-RPINR1, RPINR3-RPINR4, RPINR7, RPINR10-RPINR11 and PRINR18-RPINR26
- 13 Output Remappable Peripheral Registers:
 - RPOR0-RPOR12

Note:	Inpu	t and Output	t Re	gister	valu	es can	only
	be	changed	if	the	IOI	_OCK	bit
	(OS	CCON<6>)	is	set	to	'0'.	See
	Sec	tion 11.6.3.1		"Cont	rol	Reg	ister
	Loc	k" for a spec	cific	comm	and	seque	nce.

REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	—			INT1R<4:0>		
bit 15			•				bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0	Inimplemented: Read as '0'
-------------------------------------	----------------------------

```
      bit 12-8
      INT1R<4:0>: Assign External Interrupt 1 (INTR1) to the corresponding RPn pin

      1111 = Input tied to Vss

      11001 = Input tied to RP25

      •

      •

      00001 = Input tied to RP1

      00000 = Input tied to RP0

      bit 7-0

      Unimplemented: Read as '0'
```

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	_	—	—	AMSK9	AMSK8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at P	a = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is un			x = Bit is unkr	nown		

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSKx: Mask for Address Bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

	n (n =	0-15)							
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3		
bit 15							bit 8		
DAA									
R/W-x SID2	R/W-x SID1	R/W-x SID0	U-0	R/W-x EXIDE	U-0	R/W-x EID17	R/W-x EID16		
bit 7	5101	SIDU	_	EXIDE			bit 0		
							bit 0		
Legend:		C = Writable b	oit, but only 'C)' can be writte	n to clear the bi	t			
-	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 15-5 bit 4 bit 3	 1 = Message address bit SIDx must be '1' to match filter 0 = Message address bit SIDx must be '0' to match filter Unimplemented: Read as '0' 								
bit 2 bit 1-0	•	E bit. I ted: Read as 'i Extended Iden							

1 = Message address bit EIDx must be '1' to match filter 0 = Message address bit EIDx must be '0' to match filter

REGISTER 19-16: CIRXFnSID: ECAN[™] ACCEPTANCE FILTER STANDARD IDENTIFIER REGISTER n (n = 0-15)

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

BUFFER 19-5: ECAN™ MESSAGE BUFFER WORD 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	/te 3			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	/te 2			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown		nown		

bit 15-8 Byte 3<15:8>: ECAN™ Message Byte 3

bit 7-0 Byte 2<7:0>: ECAN Message Byte 2


BUFFER 19-6: ECAN™ MESSAGE BUFFER WORD 5


R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
Byte 5								
bit 15							bit 8	

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	te 4			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable b	it	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unknow	ı

bit 15-8 Byte 5<15:8>: ECAN™ Message Byte 5

bit 7-0 Byte 4<7:0>: ECAN Message Byte 4





REGISTER 24-10: ALRMVAL (WHEN ALRMPTR<1:0> = 00): ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		MINTEN<2:0>			MINON	E<3:0>	
bit 15							bit 8
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		SECTEN<2:0>			SECON	IE<3:0>	
bit 7	•						bit 0
Legend:							

Logena.						
R = Readable bit W = Writable bit		U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15 Unimplemented: Read as '0'

bit 14-12 MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5

bit 11-8MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9bit 7Unimplemented: Read as '0'

bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5

bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

REGISTER 25-2: CRCXOR: CRC XOR POLYNOMIAL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Х<	:15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
			X<7:1>				
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x		x = Bit is unkr	x = Bit is unknown		

bit 15-1 X<15:1>: XOR of Polynomial Term Xⁿ Enable bits

bit 0 Unimplemented: Read as '0'

26.1 **PMP** Resources

Many useful resources related to PMP are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

26.1.1 KEY RESOURCES

- Section 35. "Parallel Master Port (PMP)" (DS70299)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

TABLE 30-7:	DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)
-------------	--

TABLE 30-7: DC CHARACTERISTICS: POWER-DOWN CORRENT (IPD)									
DC CHARACI	TERISTICS		(unless oth	Dperating Content of C	e d) -40°C ≤TA	0V to 3.6V ≤+85°C for Industrial ≤+125°C for Extended			
Parameter No. ⁽³⁾	Typical ⁽²⁾	Max	Units Conditions						
Power-Down	Current (IPD)	(1)							
DC60d	24	68	μA	-40°C		Base Power-Down Current ^(3,4)			
DC60a	28	87	μA	+25°C	3.3∨				
DC60b	124	292	μA	+85°C	3.3V	Base Power-Down Currents?			
DC60c	350	1000	μA	+125°C					
DC61d	8	13	μA	-40°C					
DC61a	10	15	μA	+25°C	2 21/	Watchdog Timer Current: ∆IwDT ^(3,5)			
DC61b	12	20	μA	+85°C	3.3V				
DC61c	13	25	μA	+125°C	1				

Note 1: IPD (Sleep) current is measured as follows:

 CPU core is off (i.e., Sleep mode), oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

• CLKO is configured as an I/O input pin in the Configuration word

· All I/O pins are configured as inputs and pulled to Vss

• MCLR = VDD, WDT and FSCM are disabled, all peripheral modules are disabled (PMDx bits are all '1's)

- RTCC is disabled
- · JTAG is disabled
- 2: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** The Watchdog Timer Current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.
- 5: These parameters are characterized, but are not tested in manufacturing.

FIGURE 30-3: CLKO AND I/O TIMING CHARACTERISTICS





TABLE 30-20: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic		Min	Typ ⁽¹⁾	Мах	Units	Conditions
DO31	TioR	Port Output Rise Tim	е		10	25	ns	_
DO32	TIOF	Port Output Fall Time	Port Output Fall Time		10	25	ns	—
DI35	TINP	INTx Pin High or Low Time (input)		20	_	_	ns	_
DI40	Trbp	CNx High or Low Tim	ne (input)	2	_		TCY	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.










TABLE 30-47: COMPARATOR TIMING SPECIFICATIONS

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristic	Min. Typ Max.			Units	Conditions
300	TRESP	Response Time ^(1,2)	—	150	400	ns	—
301	Тмс2о∨	Comparator Mode Change to Output Valid ⁽¹⁾	—		10	μs	_

Note 1: Parameters are characterized but not tested.

2: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 30-48: COMPARATOR MODULE SPECIFICATIONS

DC CHA		STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions					
D300	VIOFF	Input Offset Voltage ⁽¹⁾	—	±10	—	mV	_	
D301	VICM	Input Common Mode Voltage ⁽¹⁾	0	—	AVDD-1.5V	V	—	
D302	CMRR	Common Mode Rejection Ratio ⁽¹⁾	-54	_	—	dB	—	

Note 1: Parameters are characterized but not tested.

TABLE 30-49: COMPARATOR REFERENCE VOLTAGE SETTLING TIME SPECIFICATIONS

AC CHA	RACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
VR310	TSET	Settling Time ⁽¹⁾	—		10	μs	_

Note 1: Settling time measured while CVRR = 1 and CVR3:CVR0 bits transition from '0000' to '1111'.

TABLE 30-50: COMPARATOR REFERENCE VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min. Typ Max. Units Condit				Conditions
VRD310	CVRES	Resolution	CVRSRC/24		CVRSRC/32	LSb	_
VRD311	CVRAA	Absolute Accuracy	—	—	0.5	LSb	—
VRD312	CVRur	Unit Resistor Value (R)	—	2k		Ω	_

TABLE 31-14: ADC MODULE SPECIFICATIONS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature							
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions		
Reference Inputs									
HAD08	IREF	Current Drain		250 —	600 50	μΑ μΑ	ADC operating, See Note 1 ADC off, See Note 1		

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

TABLE 31-15: ADC MODULE SPECIFICATIONS (12-BIT MODE)

AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unle Operating temperature-40°C ≤TA ≤+150°C for High							
Param No.	Symbol	Characteristic Min Typ Max U				Units	Conditions
	ADO	C Accuracy (12-bit Mode) – Meas	urement	ts with Ex	cternal V	/REF+/VREF- ⁽¹⁾
HAD20a	Nr	Resolution ⁽³⁾	1	2 data bi	its	bits	
HAD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
HAD22a	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
HAD23a	Gerr	Gain Error	-2	—	10	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
HAD24a	EOFF	Offset Error	-3	_	5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
	AD	C Accuracy (12-bit Mode	e) – Meas	uremen	ts with In	ternal V	/REF+/VREF- ⁽¹⁾
HAD20a	Nr	Resolution ⁽³⁾	1	2 data bi	its	bits	
HAD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V
HAD22a	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V
HAD23a	Gerr	Gain Error	2		20	LSb	VINL = AVSS = 0V, AVDD = 3.6V
HAD24a	EOFF	Offset Error	2	—	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V
		Dynamic I	Performa	nce (12	-bit Mode	e) ⁽²⁾	
HAD33a	Fnyq	Input Signal Bandwidth	—	—	200	kHz	—

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Tape and Reel FI Temperature Rar	amily - y Size (ag (if a nge	(KB)		Examples: a) dsPIC33FJ32GP302-E/SP: General Purpose dsPIC33, 32 KB program memory, 28-pin, Extended temperature, SPDIP package.
Architecture:	33	=	16-bit Digital Signal Controller	
Flash Memory Family:	FJ	=	Flash program memory, 3.3V	
Product Group:	GP3	=	General Purpose family General Purpose family General Purpose family	
Pin Count:	02 04	=	28-pin 44-pin	
Temperature Range:	I E H	= = =	-40° C to+85° C (Industrial) -40° C to+125° C (Extended) -40° C to+150° C (High)	
Package:	SP SO ML MM PT	= = =	Skinny Plastic Dual In-Line - 300 mil body (SPDIP) Plastic Small Outline - Wide - 7.5 mil body (SOIC) Plastic Quad, No Lead Package - 8x8 mm body (QFN) Plastic Quad, No Lead Package - 6x6x0.9 mm body (QFN-S) Plastic Thin Quad Flatpack - 10x10x1 mm body (TQFP)	

٦