

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Detuns	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DCI, DMA, I ² S, POR, PWM, WDT
Number of I/O	21
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 10x10b/12b; D/A 2x16b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128gp802-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 3 or MPLAB REAL ICE[™].

For more information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip website.

- "Using MPLAB[®] ICD 3 In-Circuit Debugger" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" DS51616
- *"Using MPLAB[®] REAL ICE™"* (poster) DS51749


2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3. Recommendations for crystals and ceramic resonators are provided in Table 2-1 and Table 2-2, respectively.

FIGURE 2-3:

SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



Part Number	Vendor	Freq.	Load Cap.	Package Case	Frequency Tolerance	Mounting Type	Operating Temperature
ECS-40-20-4DN	ECS Inc.	4 MHz	20 pF	HC49/US	±30 ppm	TH	-40°C to +85°C
ECS-80-18-4DN	ECS Inc.	8 MHz	18 pF	HC49/US	±30 ppm	TH	-40°C to +85°C
ECS-100-18-4-DN	ECS Inc.	10 MHz	18 pF	HC49/US	±30 ppm	TH	-40°C to +85°C
ECS-200-20-4DN	ECS Inc.	20 MHz	20 pF	HC49/US	±30 ppm	TH	-40°C to +85°C
ECS-40-20-5G3XDS-TR	ECS Inc.	4 MHz	20 pF	HC49/US	±30 ppm	SM	-40°C to +125°C
ECS-80-20-5G3XDS-TR	ECS Inc.	8 MHz	20 pF	HC49/US	±30 ppm	SM	-40°C to +125°C
ECS-100-20-5G3XDS-TR	ECS Inc.	10 MHz	20 pF	HC49/US	±30 ppm	SM	-40°C to +125°C
ECS-200-20-5G3XDS-TR	ECS Inc.	20 MHz	20 pF	HC49/US	±30 ppm	SM	-40°C to 125°C
NX3225SA 20MHZ AT-W	NDK	20 MHz	8 pF	3.2 mm x 2.5 mm	±50 ppm	SM	-40°C to 125°C
Legend: TH = Through I	Hole	SM	= Surface I	Nount			

TABLE 2-1: CRYSTAL RECOMMENDATIONS

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table**".




FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
DAC1LIE ⁽²⁾	DAC1RIE ⁽²⁾	_	—	—	—	—	
bit 15							bit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
—	C1TXIE ⁽¹⁾	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE	—
bit 7							bit
Lowandi							
Legend: R = Readable	, hit	\\/ = \\/ritabla	hit	II – Unimplor	monted hit read		
-n = Value at		W = Writable '1' = Bit is set		'0' = Bit is cle	mented bit, read	x = Bit is unkn	0.000
	FUR		L		aleu		
bit 15	DAC1LIE: DA	C Left Channe	el Interrupt En	able bit ⁽²⁾			
	1 = Interrupt r						
	0 = Interrupt r	•					
bit 14	DAC1RIE: DA			nable bit ⁽²⁾			
	1 = Interrupt r	•					
bit 13-7	0 = Interrupt r Unimplement	•					
bit 6	•			nterrupt Enable	o hit(1)		
	1 = Interrupt r		•	nterrupt Enable			
		equest not occ					
bit 5	DMA7IE: DM	A Channel 7 D	ata Transfer C	Complete Interr	upt Enable bit		
		equest enable					
	-	equest not en					
bit 4				Complete Interr	upt Enable bit		
	1 = Interrupt r 0 = Interrupt r	equest enable					
bit 3	CRCIE: CRC	•		oit			
DIL 3	1 = Interrupt r		•	JIL			
	0 = Interrupt r						
bit 2	U2EIE: UART	2 Error Interru	pt Enable bit				
	1 = Interrupt r	equest enable	d				
	0 = Interrupt r	equest not en	abled				
bit 1	U1EIE: UART		-				
	1 = Interrupt r 0 = Interrupt r	equest enable					

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

2: Interrupts are disabled on devices without Audio DAC modules.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	U-0	U-0				
		0-0	U-0	U-0	U-0	U-0
	—	_		—	—	—
						bit 8
U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	—	_	_		DMA3IP<2:0>	
						bit 0
t	W = Writable I	oit	U = Unimpler	nented bit, read	as '0'	
R	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
		— — — — — t — W = Writable I	w = Writable bit		W = Writable bit U = Unimplemented bit, read	— — — DMA3IP<2:0> t W = Writable bit U = Unimplemented bit, read as '0'

bit 15-3 Unimplemented: Read as '0'

bit 2-0 DMA3IP<2:0>: DMA Channel 3 Data Transfer Complete Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
_	_	—	_	—		DMA4IP<2:0>			
bit 15							bit 8		
		D 444 0							
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
		PMPIP<2:0>		—			—		
bit 7							bit C		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	own		
bit 15-11	Unimpleme	ented: Read as '	0'						
bit 10-8	DMA4IP<2:	0>: DMA Chann	el 4 Data Tra	nsfer Complete	Interrupt Priori	ty bits			
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)					
	•								
	•								
	001 = Interr	upt is priority 1							
		upt source is dis	abled						
bit 7	Unimpleme	ented: Read as '	0'						
	•	ented: Read as ' >: Parallel Maste		pt Priority bits					
	PMPIP<2:0		er Port Interru						
	PMPIP<2:0	>: Parallel Maste	er Port Interru						
	PMPIP<2:0	>: Parallel Maste	er Port Interru						
bit 7 bit 6-4	PMPIP<2:0 111 = Interr •	>: Parallel Maste	er Port Interru						

bit 3-0 Unimplemented: Read as '0'

REGISTER	R 9-3: PLLFE	BD: PLL FEE	DBACK DIV	ISOR REGIS	STER "		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	—	_	_	_	—	_	PLLDIV<8>
bit 15							bit 8
R/W-0	D/M/ O			R/W-0	R/W-0	R/W-0	
R/W-U	R/W-0	R/W-1	R/W-1		R/W-U	R/W-U	R/W-0
			PLLD	IV<7:0>			
bit 7							bit C
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-9	Unimplemen	ted: Read as '	0'				
bit 8-0	PLLDIV<8:0>	>: PLL Feedba	ck Divisor bits	(also denoted	as 'M', PLL mu	ltiplier)	
	111111111	= 513					
	•						
	•						
	•						
	000110000=	= 50 (default)					
	•						
	•						
	•						
	000000010 =						

REGISTER 9-3-PLLEBD PLL FEEDBACK DIVISOR REGISTER⁽¹⁾

00000001 = 3 000000000 = 2

Note 1: This register is reset only on a Power-on Reset (POR).

REGISTER 11-7: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	_	_	—	—	_	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			OCFAR<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 OCFAR<4:0>: Assign Output Compare A (OCFA) to the corresponding RPn pin

11111 = Input tied to Vss 11001 = Input tied to RP25

•

•

00001 = Input tied to RP1 00000 = Input tied to RP0 NOTES:

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive)
	Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as l^2C master)
	1 = Enables Receive mode for l^2C . Hardware clear at end of eighth bit of master receive data byte 0 = Receive sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence
	0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence0 = Start condition not in progress

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F7BI	D<3:0>		F6BP<3:0>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F5BI	><3:0>			F4BF	P<3:0>		
bit 7							bit C	
Legend:		C = Writable	bit, but only '0	' can be written	to clear the bi	t		
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'		
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15-12	1111 = Filte 1110 = Filte •	: RX Buffer mas er hits received ir er hits received ir er hits received ir	n RX FIFO buf n RX Buffer 14					
	0001	er hits received in						
bit 11-8	F6BP<3:0>	: RX Buffer mas	k for Filter 6 (s	ame values as	bit 15-12)			
bit 7-4	F5BP<3:0>	: RX Buffer mas	k for Filter 5 (s	ame values as	bit 15-12)			

REGISTER 19-13: CiBUFPNT2: ECAN™ FILTER 4-7 BUFFER POINTER REGISTER

bit 3-0	F4BP<3:0>: RX Buffer mask for Filter 4	(same values as bit 15-12)
		,

REGISTER 19-14: CiBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
-	F11BF	P<3:0>		_	F10BI	P<3:0>	-
bit 15				1			bit 8
DAMA	D 444.0	D 4440	D /// 0	DAMA		DAMA	DAALO
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F9BP	<3:0>			F8BF	P<3:0>	
bit 7							bit 0
Legend:		C = Writable	bit, but only '0	' can be written	to clear the bit	t	
R = Readabl	e bit	W = Writable			nented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-12	1111 = Filter 1110 = Filter • • • • • • • • • • • • • • • • • • •	: RX Buffer ma hits received in hits received in hits received in hits received in	n RX FIFO bu n RX Buffer 14 n RX Buffer 1 n RX Buffer 0	ffer 4			
bit 11-8	F10BP<3:0>	: RX Buffer ma	sk for Filter 10) (same values	as bit 15-12)		
bit 7-4	F9BP<3:0>:	RX Buffer mas	k for Filter 9 (same values as	bit 15-12)		
bit 3-0	F8BP<3:0>:	RX Buffer mas	k for Filter 8 (same values as	bit 15-12)		

REGISTER 22-3: DAC1DFLT: DAC DEFAULT DATA REGISTER

R/W-0	R/W-0 bit 8
	bit 8
	bit 8
B 8 4 4 6	
R/W-0	R/W-0
	bit 0
l as '0'	
x = Bit is unkr	nown

bit 15-0 DACDFLT<15:0>: DAC Default Value bits

REGISTER 22-4: DAC1LDAT: DAC LEFT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACLD	AT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACLI	DAT<7:0>			
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0 DACLDAT<15:0>: Left Channel Data Port bits

REGISTER 22-5: DAC1RDAT: DAC RIGHT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACRDA	AT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACRD	AT<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

DACRDAT<15:0>: Right Channel Data Port bits bit 15-0

24.3 RTCC Registers

RTCEN ⁽²⁾	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0		
IN OLIV	—	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPT	R<1:0>		
bit 15	•			· · ·		• 	bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			CAL	<7:0>					
bit 7							bit		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpleme	ented bit, read	l as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unkn	own		
bit 15		C Enable bit ⁽²⁾							
		odule is enable	d						
		odule is disable							
bit 14	Unimplemen	ted: Read as ')'						
bit 13	RTCWREN:	RTCC Value Re	gisters Write	Enable bit					
				n be written to b					
			•	e locked out fror	•	n to by the user			
bit 12	RTCSYNC: RTCC Value Registers Read Synchronization bit								
	1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple								
	resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid.								
				registers can be	read without	concern over a i	rollover ripp		
bit 11	HALFSEC: ⊢	lalf-Second Sta	tus bit ⁽³⁾						
	1 = Second half period of a second								
	0 = First half	noriad of a acc							
		•							
bit 10	RTCOE: RTC	C Output Enab							
bit 10	RTCOE: RTC 1 = RTCC סו	C Output Enab tput enabled							
	RTCOE: RTC 1 = RTCC ou 0 = RTCC ou	C Output Enat tput enabled utput disabled	ole bit	ndow Pointor hits	,				
bit 10 bit 9-8	RTCOE: RTC 1 = RTCC ou 0 = RTCC ou RTCPTR<1:0	C Output Enab utput enabled utput disabled I>: RTCC Value	e bit Register Wir	ndow Pointer bits		ALH and RTCV/	ALL register		
	RTCOE: RTC 1 = RTCC ou 0 = RTCC ou RTCPTR<1:0 Points to the	C Output Enab tput enabled tput disabled C RTCC Value corresponding	e bit Register Wir RTCC Value r	ndow Pointer bits registers when re	eading RTCV				
	RTCOE: RTC 1 = RTCC ou 0 = RTCC ou RTCPTR<1:0 Points to the the RTCPTR RTCVAL<15:	C Output Enab tput enabled utput disabled C RTCC Value corresponding <1:0> value dec 8>:	e bit Register Wir RTCC Value r	egisters when re	eading RTCV				
	RTCOE: RTC 1 = RTCC ou 0 = RTCC ou RTCPTR<1:C Points to the the RTCPTR <u>RTCVAL<15:</u> 00 = MINUTE	C Output Enab atput enabled atput disabled C RTCC Value corresponding (1:0> value dec 8>: S	e bit Register Wir RTCC Value r	egisters when re	eading RTCV				
	RTCOE: RTC 1 = RTCC ou 0 = RTCC ou RTCPTR<1:C Points to the the RTCPTR· <u>RTCVAL<15:</u> 00 = MINUTE 01 = WEEKD	C Output Enab atput enabled atput disabled C RTCC Value corresponding (1:0> value dec 8>: S AY	e bit Register Wir RTCC Value r	egisters when re	eading RTCV				
	RTCOE: RTC 1 = RTCC ou 0 = RTCC ou RTCPTR<1:C Points to the the RTCPTR- <u>RTCVAL<15:</u> 00 = MINUTE 01 = WEEKD 10 = MONTH	C Output Enab atput enabled atput disabled C Output disabled C Output disabled C Output disabled C Output disabled C Output Enabled C Output disabled C Out	e bit Register Wir RTCC Value r	egisters when re	eading RTCV				
	RTCOE: RTC 1 = RTCC ou 0 = RTCC ou RTCPTR<1:0 Points to the the RTCPTR- <u>RTCVAL<15:</u> 00 = MINUTE 01 = WEEKD 10 = MONTH 11 = Reserve	C Output Enab tput enabled utput disabled C RTCC Value corresponding <1:0> value dec 8>: S AY ed	e bit Register Wir RTCC Value r	egisters when re	eading RTCV				
	RTCOE: RTC 1 = RTCC ou 0 = RTCC ou RTCPTR<1:0 Points to the the RTCPTR RTCVAL<15: 00 = MINUTE 01 = WEEKD 10 = MONTH 11 = Reserve RTCVAL<7:0 00 = SECON	C Output Enabled utput enabled utput disabled C Orresponding <1:0> value dec 8>: S AY 2d DS	e bit Register Wir RTCC Value r	egisters when re	eading RTCV				
	RTCOE: RTC 1 = RTCC ou 0 = RTCC ou RTCPTR<1:0 Points to the the RTCPTR RTCVAL<15: 00 = MINUTE 01 = WEEKD 10 = MONTH 11 = Reserve RTCVAL<7:0	C Output Enabled utput enabled utput disabled C Orresponding <1:0> value dec 8>: S AY 2d DS	e bit Register Wir RTCC Value r	egisters when re	eading RTCV				

REGISTER 24-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

2: A write to the RTCEN bit is only allowed when RTCWREN = 1.

3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	—	—	_	—	—	RTSECSEL ⁽¹⁾	PMPTTL
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			wn	

bit 15-2 Unimplemented: Read as '0'

bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit ⁽¹⁾
	 1 = RTCC seconds clock is selected for the RTCC pin 0 = RTCC alarm pulse is selected for the RTCC pin
bit 0	PMPTTL: PMP Module TTL Input Buffer Select bit
	1 = PMP module uses TTL input buffers
	0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE bit (RCFGCAL<10>) needs to be set.

REGISTER 24-8: ALRMVAL (WHEN ALRMPTR<1:0> = 10): ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0		MTHON	IE<3:0>	
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	DAYTE	N<1:0>		DAYONE<3:0>		
bit 7	•						bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 24-9: ALRMVAL (WHEN ALRMPTR<1:0> = 01): ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	_	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN<1:0>					
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11Unimplemented: Read as '0'bit 10-8WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6bit 7-6Unimplemented: Read as '0'bit 5-4HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2bit 3-0HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

Bit Field	Register	RTSP Effect	Description
WDTPRE	FWDT	Immediate	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST<3:0>	FWDT	Immediate	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •
FPWRT<2:0>	FPOR	Immediate	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
ALTI2C	FPOR	Immediate	Alternate I ² C [™] pins 1 = I ² C mapped to SDA1/SCL1 pins 0 = I ² C mapped to ASDA1/ASCL1 pins
JTAGEN	FICD	Immediate	JTAG Enable bit 1 = JTAG enabled 0 = JTAG disabled
ICS<1:0>	FICD	Immediate	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use

Note 1: This Configuration register is not available on dsPIC33FJ32GP302/304 devices.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04


DC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Parameter No. ⁽³⁾	Typical ⁽²⁾	Max	Units	Conditions		
Operating Cur	rent (IDD) ⁽¹⁾		•			
DC20d	18	21	mA	-40°C		
DC20a	18	22	mA	+25°C	2 2)/	
DC20b	18	22	mA	+85°C	- 3.3V 10 MII	10 101195
DC20c	18	25	mA	+125°C		
DC21d	30	35	mA	-40°C	3.3V 16 MI	
DC21a	30	34	mA	+25°C		
DC21b	30	34	mA	+85°C		TO IVITES
DC21c	30	36	mA	+125°C		
DC22d	34	42	mA	-40°C		
DC22a	34	41	mA	+25°C	3.3V 20 MIPS	
DC22b	34	42	mA	+85°C		20 MIPS
DC22c	35	44	mA	+125°C		
DC23d	49	58	mA	-40°C		
DC23a	49	57	mA	+25°C	- 3.3V 30 MIPS	
DC23b	49	57	mA	+85°C		30 MIPS
DC23c	49	60	mA	+125°C		
DC24d	63	75	mA	-40°C		
DC24a	63	74	mA	+25°C	3.3V 40 MIPS	
DC24b	63	74	mA	+85°C		40 WIPS
DC24c	63	76	mA	+125°C		

TABLE 30-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

• Oscillator is configured in EC mode, no PLL until 10 MIPS, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero)
- CPU executing while (1) statement
- JTAG is disabled
- 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** These parameters are characterized but not tested in manufacturing.



128:1

40

TABLE A-2: MAJOR SECTION Section Name	UPDATES (CONTINUED)
	Update Description
Section 10.0 "Power-Saving Features"	 Added the following registers: PMD1: Peripheral Module Disable Control Register 1 (Register 10-1) PMD2: Peripheral Module Disable Control Register 2 (Register 10-2) PMD3: Peripheral Module Disable Control Register 3 (Register 10-3)
Section 11.0 "I/O Ports"	Removed Table 11-1 and added reference to pin diagrams for I/O pin availability and functionality. Added paragraph on ADPCFG register default values to Section 11.3 " Configuring Analog Port Pins ". Added Note box regarding PPS functionality with input mapping to
	Section 11.6.2.1 "Input Mapping".
Section 16.0 "Serial Peripheral Interface (SPI)"	Added Note 2 and 3 to the SPIxCON1 register (see Register 16-2).
Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the Notes in the UxMODE register (see Register 18-1). Updated the UTXINV bit settings in the UxSTA register and added Note 1 (see Register 18-2).
Section 19.0 "Enhanced CAN (ECAN™) Module"	Changed bit 11 in the ECAN Control Register 1 (CiCTRL1) to Reserved (see Register 19-1).
Section 21.0 "10-bit/12-bit Analog- to-Digital Converter (ADC)"	Replaced the ADC1 Module Block Diagrams with new diagrams (see Figure 21-1 and Figure 21-2).
	Updated bit values for ADCS<7:0> and added Notes 1 and 2 to the ADC1 Control Register 3 (AD1CON3) (see Register 21-3).
	Added Note 2 to the ADC1 Input Scan Select Register Low (AD1CSSL) (see Register 21-7).
	Added Note 2 to the ADC1 Port Configuration Register Low (AD1PCFGL) (see Register 21-8).
Section 22.0 "Audio Digital-to- Analog Converter (DAC)"	Updated the midpoint voltage in the last sentence of the first paragraph. Updated the voltage swing values in the last sentence of the last paragraph in Section 22.3 "DAC Output Format" .
Section 23.0 "Comparator Module"	Updated the Comparator Voltage Reference Block Diagram (see Figure 23-2).
Section 24.0 "Real-Time Clock and Calendar (RTCC)"	Updated the minimum positive adjust value for CAL<7:0> in the RTCC Calibration and Configuration (RCFGCAL) Register (see Register 24-1).
Section 27.0 "Special Features"	Added Note 1 to the Device Configuration Register Map (see Table 27-1). Updated Note 1 in the dsPIC33F Configuration Bits Description (see Table 27-2).

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Revision E (January 2011)

This includes typographical and formatting changes throughout the data sheet text. In addition, the Preliminary marking in the footer was removed.

All instances of VDDCORE have been removed.

All other major changes are referenced by their respective section in the following table.

TABLE A-4: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers"	The high temperature end range was updated to +150°C (see "Operating Range:").
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers"	Updated the title of Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)".
	The frequency limitation for device PLL start-up conditions was updated in Section 2.7 "Oscillator Value Conditions on Device Start-up ".
	The second paragraph in Section 2.9 "Unused I/Os" was updated.
Section 4.0 "Memory Organization"	The All Resets values for the following SFRs in the Timer Register Map were changed (see Table 4-5):
	• TMR1
	• TMR2
	• TMR3
	• TMR4
	• TMR5
Section 9.0 "Oscillator Configuration"	Added Note 3 to the OSCCON: Oscillator Control Register (see Register 9-1).
	Added Note 2 to the CLKDIV: Clock Divisor Register (see Register 9-2).
	Added Note 1 to the PLLFBD: PLL Feedback Divisor Register (see Register 9-3).
	Added Note 2 to the OSCTUN: FRC Oscillator Tuning Register (see Register 9-4).
	Added Note 1 to the ACLKCON: Auxiliary Control Register (see Register 9-5).
Section 21.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated the VREFL references in the ADC1 module block diagrams (see Figure 21-1 and Figure 21-2).
Section 27.0 "Special Features"	Added a new paragraph and removed the third paragraph in Section 27.1 "Configuration Bits" .
	Added the column "RTSP Effects" to the dsPIC33F Configuration Bits Descriptions (see Table 27-2).

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manage Reader Response	Total Pages Sent	
TIOM			
	Telephone: ()	FAX: ()	
	cation (optional):		
Woul	d you like a reply? Y N		
Devic	e: dsPIC33FJ32GP302/304, dsPIC33FJ128GPX02/X04	dsPIC33FJ64GPX02/X04, and Literature Number: DS70292G	
Ques	tions:		
1. V	Vhat are the best features of this	locument?	
_			
2. H	low does this document meet you	r hardware and software development needs?	
_			
3. D	Do you find the organization of this document easy to follow? If not, why?		
4. V	Vhat additions to the document do	you think would enhance the structure and subject?	
_			
5. V	What deletions from the document could be made without affecting the overall usefulness?		
6. Is	s there any incorrect or misleading	information (what and where)?	
-	,		
7. H	How would you improve this document?		
_			