



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | dsPIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 40 MIPS   |
| Connectivity               | CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, DCI, DMA, I <sup>2</sup> S, POR, PWM, WDT   |
| Number of I/O              | 21  |
| Program Memory Size        | 128KB (128K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 16K x 8   |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V   |
| Data Converters            | A/D 10x10b/12b; D/A 2x16b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 28-VQFN Exposed Pad   |
| Supplier Device Package    | 28-QFN-S (6x6)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128gp802t-i-mm">https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128gp802t-i-mm</a> |

**dsPIC33FJ32GP302/304,  
dsPIC33FJ64GPX02/X04, AND  
dsPIC33FJ128GPX02/X04 PRODUCT  
FAMILIES**

The device names, pin counts, memory sizes, and peripheral availability of each device are listed below. The following pages show their pinout diagrams.

**TABLE 1: dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04 CONTROLLER FAMILIES**

| Device            | Pins | Program Flash Memory (Kbyte) | RAM (Kbyte) <sup>(1)</sup> | Remappable Peripheral |                             |               |                             |                          |      |     |       |                                    | RTCC | I <sup>2</sup> C™ | CRC Generator | 10-bit/12-bit ADC (Channels) | 16-bit Audio DAC (Pins) | Analog Comparator (2 Channels/Voltage Regulator) | 8-bit Parallel Master Port (Address Lines) | I/O Pins | Packages         |
|-------------------|------|------------------------------|----------------------------|-----------------------|-----------------------------|---------------|-----------------------------|--------------------------|------|-----|-------|------------------------------------|------|-------------------|---------------|------------------------------|-------------------------|--|--|----------|------------------|
|                   |      |                              |                            | Remappable Pins       | 16-bit Timer <sup>(2)</sup> | Input Capture | Output Compare Standard PWM | Data Converter Interface | UART | SPI | ECAN™ | External Interrupts <sup>(3)</sup> |      |                   |               |                              |                         |  |  |          |                  |
| dsPIC33FJ128GP804 | 44   | 128                          | 16                         | 26                    | 5                           | 4             | 4                           | 1                        | 2    | 2   | 1     | 3                                  | 1    | 1                 | 1             | 13                           | 6                       | 1/1  | 11   | 35       | QFN TQFP         |
| dsPIC33FJ128GP802 | 28   | 128                          | 16                         | 16                    | 5                           | 4             | 4                           | 1                        | 2    | 2   | 1     | 3                                  | 1    | 1                 | 1             | 10                           | 4                       | 1/0  | 2  | 21       | SPDIP SOIC QFN-S |
| dsPIC33FJ128GP204 | 44   | 128                          | 8                          | 26                    | 5                           | 4             | 4                           | 1                        | 2    | 2   | 0     | 3                                  | 1    | 1                 | 1             | 13                           | 0                       | 1/1  | 11   | 35       | QFN TQFP         |
| dsPIC33FJ128GP202 | 28   | 128                          | 8                          | 16                    | 5                           | 4             | 4                           | 1                        | 2    | 2   | 0     | 3                                  | 1    | 1                 | 1             | 10                           | 0                       | 1/0  | 2  | 21       | SPDIP SOIC QFN-S |
| dsPIC33FJ64GP804  | 44   | 64                           | 16                         | 26                    | 5                           | 4             | 4                           | 1                        | 2    | 2   | 1     | 3                                  | 1    | 1                 | 1             | 13                           | 6                       | 1/1  | 11   | 35       | QFN TQFP         |
| dsPIC33FJ64GP802  | 28   | 64                           | 16                         | 16                    | 5                           | 4             | 4                           | 1                        | 2    | 2   | 1     | 3                                  | 1    | 1                 | 1             | 10                           | 4                       | 1/0  | 2  | 21       | SPDIP SOIC QFN-S |
| dsPIC33FJ64GP204  | 44   | 64                           | 8                          | 26                    | 5                           | 4             | 4                           | 1                        | 2    | 2   | 0     | 3                                  | 1    | 1                 | 1             | 13                           | 0                       | 1/1  | 11   | 35       | QFN TQFP         |
| dsPIC33FJ64GP202  | 28   | 64                           | 8                          | 16                    | 5                           | 4             | 4                           | 1                        | 2    | 2   | 0     | 3                                  | 1    | 1                 | 1             | 10                           | 0                       | 1/0  | 2  | 21       | SPDIP SOIC QFN-S |
| dsPIC33FJ32GP304  | 44   | 32                           | 4                          | 26                    | 5                           | 4             | 4                           | 1                        | 2    | 2   | 0     | 3                                  | 1    | 1                 | 1             | 13                           | 0                       | 1/1  | 11   | 35       | QFN TQFP         |
| dsPIC33FJ32GP302  | 28   | 32                           | 4                          | 16                    | 5                           | 4             | 4                           | 1                        | 2    | 2   | 0     | 3                                  | 1    | 1                 | 1             | 10                           | 0                       | 1/0  | 2  | 21       | SPDIP SOIC QFN-S |

**Note** 1: RAM size is inclusive of 2 Kbytes of DMA RAM for all devices except dsPIC33FJ32GP302/304, which include 1 Kbyte of DMA RAM.  
2: Only four out of five timers are remappable.  
3: Only two out of three interrupts are remappable.

## 1.0 DEVICE OVERVIEW

**Note 1:** This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the “*dsPIC33F/PIC24H Family Reference Manual*”. Please see the Microchip web site ([www.microchip.com](http://www.microchip.com)) for the latest dsPIC33F/PIC24H Family Reference Manual sections.

**2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

This document contains device specific information for the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 Digital Signal Controller (DSC) Devices. The dsPIC33F devices contain extensive Digital Signal Processor (DSP) functionality with a high performance 16-bit microcontroller (MCU) architecture.

[Figure 1-1](#) shows a general block diagram of the core and peripheral modules in the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. [Table 1-1](#) lists the functions of the various pins shown in the pinout diagrams.

#### 4.8.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as `TBLRDH/H`).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (`CORCON<2>`). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (`PSVPAG`). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, `PSVPAG` functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 0x8000 and higher maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a `NOP`. This prevents possible issues should the area of code ever be accidentally executed.

**Note:** PSV access is temporarily disabled during table reads/writes.


For operations that use PSV and are executed outside a `REPEAT` loop, the `MOV` and `MOV.D` instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a `REPEAT` loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the `REPEAT` loop allows the instruction using PSV to access data, to execute in a single cycle.

**FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION**



**FIGURE 7-1: dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04 INTERRUPT VECTOR TABLE**

|  |                             |          |  |
|--|-----------------------------|----------|--|
| Decreasing Natural Order Priority<br>↓ | Reset – GOTO Instruction    | 0x000000 | Interrupt Vector Table (IVT) <sup>(1)</sup>            |
|  | Reset – GOTO Address        | 0x000002 |  |
|  | Reserved                    | 0x000004 |  |
|  | Oscillator Fail Trap Vector |          |  |
|  | Address Error Trap Vector   |          |  |
|  | Stack Error Trap Vector     |          |  |
|  | Math Error Trap Vector      |          |  |
|  | DMA Error Trap Vector       |          |  |
|  | Reserved                    |          |  |
|  | Reserved                    |          |  |
|  | Interrupt Vector 0          | 0x000014 |  |
|  | Interrupt Vector 1          |          |  |
|  | ~                           |          |  |
|  | ~                           |          |  |
|  | ~                           |          |  |
|  | Interrupt Vector 52         | 0x00007C |  |
|  | Interrupt Vector 53         | 0x00007E |  |
|  | Interrupt Vector 54         | 0x000080 |  |
|  | ~                           |          |  |
|  | ~                           |          |  |
|  | ~                           |          |  |
|  | Interrupt Vector 116        | 0x0000FC |  |
|  | Interrupt Vector 117        | 0x0000FE |  |
|  | Reserved                    | 0x000100 | Alternate Interrupt Vector Table (AIVT) <sup>(1)</sup> |
|  | Reserved                    | 0x000102 |  |
|  | Reserved                    |          |  |
|  | Oscillator Fail Trap Vector |          |  |
|  | Address Error Trap Vector   |          |  |
|  | Stack Error Trap Vector     |          |  |
|  | Math Error Trap Vector      |          |  |
|  | DMA Error Trap Vector       |          |  |
|  | Reserved                    |          |  |
|  | Reserved                    |          |  |
|  | Interrupt Vector 0          | 0x000114 |  |
|  | Interrupt Vector 1          |          |  |
|  | ~                           |          |  |
|  | ~                           |          |  |
|  | ~                           |          |  |
|  | Interrupt Vector 52         | 0x00017C |  |
|  | Interrupt Vector 53         | 0x00017E |  |
|  | Interrupt Vector 54         | 0x000180 |  |
|  | ~                           |          |  |
|  | ~                           |          |  |
|  | ~                           |          |  |
|  | Interrupt Vector 116        |          |  |
|  | Interrupt Vector 117        | 0x0001FE |  |
|  | Start of Code               | 0x000200 |  |

**Note 1:** See [Table 7-1](#) for the list of implemented interrupt vectors.

## 7.5 CPU Registers

**REGISTER 7-1: SR: CPU STATUS REGISTER<sup>(1)</sup>**

|        |     |       |       |     |       |     |       |
|--------|-----|-------|-------|-----|-------|-----|-------|
| R-0    | R-0 | R/C-0 | R/C-0 | R-0 | R/C-0 | R-0 | R/W-0 |
| OA     | OB  | SA    | SB    | OAB | SAB   | DA  | DC    |
| bit 15 |     |       |       |     |       |     | bit 8 |

|                           |       |       |     |       |       |       |       |
|---------------------------|-------|-------|-----|-------|-------|-------|-------|
| R/W-0                     | R/W-0 | R/W-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| IPL<2:0> <sup>(2,3)</sup> |       |       | RA  | N     | OV    | Z     | C     |
| bit 7                     |       |       |     |       |       |       | bit 0 |

**Legend:**

|                    |                      |                                    |
|--------------------|----------------------|------------------------------------|
| C = Clear only bit | R = Readable bit     | U = Unimplemented bit, read as '0' |
| S = Set only bit   | W = Writable bit     | -n = Value at POR                  |
| '1' = Bit is set   | '0' = Bit is cleared | x = Bit is unknown                 |

bit 7-5 **IPL<2:0>**: CPU Interrupt Priority Level Status bits<sup>(2)</sup>

- 111 = CPU Interrupt Priority Level is 7 (15), user interrupts are disabled
- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)

**Note 1:** For complete register details, see [Register 3-1](#).

**2:** The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.

**3:** The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

**REGISTER 7-2: CORCON: CORE CONTROL REGISTER<sup>(1)</sup>**

|        |     |     |       |       |         |     |       |
|--------|-----|-----|-------|-------|---------|-----|-------|
| U-0    | U-0 | U-0 | R/W-0 | R/W-0 | R-0     | R-0 | R-0   |
| —      | —   | —   | US    | EDT   | DL<2:0> |     |       |
| bit 15 |     |     |       |       |         |     | bit 8 |

|       |       |       |        |                     |       |       |       |
|-------|-------|-------|--------|---------------------|-------|-------|-------|
| R/W-0 | R/W-0 | R/W-1 | R/W-0  | R/C-0               | R/W-0 | R/W-0 | R/W-0 |
| SATA  | SATB  | SATDW | ACCSAT | IPL3 <sup>(2)</sup> | PSV   | RND   | IF    |
| bit 7 |       |       |        |                     |       |       | bit 0 |

**Legend:**

|                    |                      |                                    |                  |
|--------------------|----------------------|------------------------------------|------------------|
| C = Clear only bit | W = Writable bit     | -n = Value at POR                  | '1' = Bit is set |
| R = Readable bit   | 'x' = Bit is unknown | U = Unimplemented bit, read as '0' |                  |

bit 3 **IPL3**: CPU Interrupt Priority Level Status bit 3<sup>(2)</sup>

- 1 = CPU interrupt priority level is greater than 7
- 0 = CPU interrupt priority level is 7 or less

**Note 1:** For complete register details, see [Register 3-2](#).

**2:** The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

**REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2**

|        |        |       |       |     |     |     |     |
|--------|--------|-------|-------|-----|-----|-----|-----|
| U-0    | R/W-0  | R/W-0 | U-0   | U-0 | U-0 | U-0 | U-0 |
| —      | DMA4IE | PMPIE | —     | —   | —   | —   | —   |
| bit 15 |        |       | bit 8 |     |     |     |     |

|       |     |     |        |                     |                       |        |         |
|-------|-----|-----|--------|---------------------|-----------------------|--------|---------|
| U-0   | U-0 | U-0 | R/W-0  | R/W-0               | R/W-0                 | R/W-0  | R/W-0   |
| —     | —   | —   | DMA3IE | C1IE <sup>(1)</sup> | C1RXIE <sup>(1)</sup> | SPI2IE | SPI2EIE |
| bit 7 |     |     | bit 0  |                     |                       |        |         |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14 **DMA4IE:** DMA Channel 4 Data Transfer Complete Interrupt Enable bit

1 = Interrupt request enabled  
0 = Interrupt request not enabled

bit 13 **PMPIE:** Parallel Master Port Interrupt Enable bit

1 = Interrupt request enabled  
0 = Interrupt request not enabled

bit 12-5 **Unimplemented:** Read as '0'

bit 4 **DMA3IE:** DMA Channel 3 Data Transfer Complete Interrupt Enable bit

1 = Interrupt request enabled  
0 = Interrupt request has enabled

bit 3 **C1IE:** ECAN1 Event Interrupt Enable bit<sup>(1)</sup>

1 = Interrupt request enabled  
0 = Interrupt request not enabled

bit 2 **C1RXIE:** ECAN1 Receive Data Ready Interrupt Enable bit<sup>(1)</sup>

1 = Interrupt request enabled  
0 = Interrupt request not enabled

bit 1 **SPI2IE:** SPI2 Event Interrupt Enable bit

1 = Interrupt request enabled  
0 = Interrupt request not enabled

bit 0 **SPI2EIE:** SPI2 Error Interrupt Enable bit

1 = Interrupt request enabled  
0 = Interrupt request not enabled

**Note 1:** Interrupts are disabled on devices without ECAN™ modules.

**REGISTER 8-7:     DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)**

- bit 3        **XWCOL3:** Channel 3 DMA RAM Write Collision Flag bit  
             1 = Write collision detected  
             0 = No write collision detected
- bit 2        **XWCOL2:** Channel 2 DMA RAM Write Collision Flag bit  
             1 = Write collision detected  
             0 = No write collision detected
- bit 1        **XWCOL1:** Channel 1 DMA RAM Write Collision Flag bit  
             1 = Write collision detected  
             0 = No write collision detected
- bit 0        **XWCOL0:** Channel 0 DMA RAM Write Collision Flag bit  
             1 = Write collision detected  
             0 = No write collision detected



**REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER<sup>(1)</sup>**

|        |     |     |     |     |     |     |           |
|--------|-----|-----|-----|-----|-----|-----|-----------|
| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0     |
| —      | —   | —   | —   | —   | —   | —   | PLLDIV<8> |
| bit 15 |     |     |     |     |     |     | bit 8     |

|             |       |       |       |       |       |       |       |
|-------------|-------|-------|-------|-------|-------|-------|-------|
| R/W-0       | R/W-0 | R/W-1 | R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| PLLDIV<7:0> |       |       |       |       |       |       |       |
| bit 7       |       |       |       |       |       |       | bit 0 |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-9 **Unimplemented:** Read as '0'

bit 8-0 **PLLDIV<8:0>:** PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier)

11111111 = 513

•

•

•

000110000 = 50 (default)

•

•

•

000000010 = 4

000000001 = 3

000000000 = 2

**Note 1:** This register is reset only on a Power-on Reset (POR).

**REGISTER 9-5: ACLKCON: AUXILIARY CONTROL REGISTER<sup>(1)</sup>**

|        |     |         |             |       |               |       |       |
|--------|-----|---------|-------------|-------|---------------|-------|-------|
| U-0    | U-0 | R/W-0   | R/W-0       | R/W-0 | R/W-0         | R/W-0 | R/W-0 |
| —      | —   | SELACLK | AOSCMD<1:0> |       | APSTSCLR<2:0> |       |       |
| bit 15 |     |         |             |       |               |       | bit 8 |

|         |     |     |     |     |     |     |     |       |
|---------|-----|-----|-----|-----|-----|-----|-----|-------|
| R/W-0   | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |       |
| ASRCSEL | —   | —   | —   | —   | —   | —   | —   |       |
| bit 7   |     |     |     |     |     |     |     | bit 0 |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-14 **Unimplemented:** Read as '0'

bit 13 **SELACLK:** Select Auxiliary Clock Source for Auxiliary Clock Divider

1 = Auxiliary Oscillators provides the source clock for Auxiliary Clock Divider

0 = PLL output (Fosc) provides the source clock for the Auxiliary Clock Divider

bit 12-11 **AOSCMD<1:0>:** Auxiliary Oscillator Mode

11 = EC External Clock Mode Select

10 = XT Oscillator Mode Select

01 = HS Oscillator Mode Select

00 = Auxiliary Oscillator Disabled

bit 10-8 **APSTSCLR<2:0>:** Auxiliary Clock Output Divider

111 = divided by 1

110 = divided by 2

101 = divided by 4

100 = divided by 8

011 = divided by 16

010 = divided by 32

001 = divided by 64

000 = divided by 256 (default)

bit 7 **ASRCSEL:** Select Reference Clock Source for Auxiliary Clock

1 = Primary Oscillator is the Clock Source

0 = Auxiliary Oscillator is the Clock Source

bit 6-0 **Unimplemented:** Read as '0'

**Note 1:** This register is reset only on a Power-on Reset (POR).

**REGISTER 11-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7**

|        |     |     |           |       |       |       |       |
|--------|-----|-----|-----------|-------|-------|-------|-------|
| U-0    | U-0 | U-0 | R/W-1     | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| —      | —   | —   | IC2R<4:0> |       |       |       |       |
| bit 15 |     |     |           |       |       |       | bit 8 |

|       |     |     |           |       |       |       |       |
|-------|-----|-----|-----------|-------|-------|-------|-------|
| U-0   | U-0 | U-0 | R/W-1     | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| —     | —   | —   | IC1R<4:0> |       |       |       |       |
| bit 7 |     |     |           |       |       |       | bit 0 |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-13 **Unimplemented:** Read as '0'

bit 12-8 **IC2R<4:0>:** Assign Input Capture 2 (IC2) to the corresponding RPn pin

11111 = Input tied to Vss

11001 = Input tied to RP25

•

•

•

00001 = Input tied to RP1

00000 = Input tied to RP0

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 **IC1R<4:0>:** Assign Input Capture 1 (IC1) to the corresponding RPn pin

11111 = Input tied to Vss

11001 = Input tied to RP25.

•

•

•

00001 = Input tied to RP1

00000 = Input tied to RP0

**REGISTER 11-13: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23**

|        |     |     |     |     |     |     |       |
|--------|-----|-----|-----|-----|-----|-----|-------|
| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
| —      | —   | —   | —   | —   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

|       |     |     |           |       |       |       |       |
|-------|-----|-----|-----------|-------|-------|-------|-------|
| U-0   | U-0 | U-0 | R/W-1     | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| —     | —   | —   | SS2R<4:0> |       |       |       |       |
| bit 7 |     |     |           |       |       |       | bit 0 |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-5

**Unimplemented:** Read as '0'

bit 4-0

**SS2R<4:0>:** Assign SPI2 Slave Select Input ( $\overline{SS2}$ ) to the corresponding RPn pin

11111 = Input tied to Vss

11001 = Input tied to RP25

•

•

•

00001 = Input tied to RP1

00000 = Input tied to RP0

**REGISTER 13-2: TxCON: TIMER CONTROL REGISTER (x = 3 OR 5)**

|                    |     |                      |     |       |     |     |     |
|--------------------|-----|----------------------|-----|-------|-----|-----|-----|
| R/W-0              | U-0 | R/W-0                | U-0 | U-0   | U-0 | U-0 | U-0 |
| TON <sup>(2)</sup> | —   | TSIDL <sup>(1)</sup> | —   | —     | —   | —   | —   |
| bit 15             |     |                      |     | bit 8 |     |     |     |

|       |                      |                           |       |       |       |                    |       |     |
|-------|----------------------|---------------------------|-------|-------|-------|--------------------|-------|-----|
| U-0   |                      | R/W-0                     | R/W-0 | R/W-0 | U-0   | U-0                | R/W-0 | U-0 |
| —     | TGATE <sup>(2)</sup> | TCKPS<1:0> <sup>(2)</sup> |       | —     | —     | TCS <sup>(2)</sup> | —     |     |
| bit 7 |                      |                           |       |       | bit 0 |                    |       |     |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared


x = Bit is unknown

|          |   |
|----------|---|
| bit 15   | <b>TON:</b> Timery On bit <sup>(2)</sup><br>1 = Starts 16-bit Timerx<br>0 = Stops 16-bit Timerx   |
| bit 14   | <b>Unimplemented:</b> Read as '0'   |
| bit 13   | <b>TSIDL:</b> Stop in Idle Mode bit <sup>(1)</sup><br>1 = Discontinue timer operation when device enters Idle mode<br>0 = Continue timer operation in Idle mode   |
| bit 12-7 | <b>Unimplemented:</b> Read as '0'   |
| bit 6    | <b>TGATE:</b> Timerx Gated Time Accumulation Enable bit <sup>(2)</sup><br>When TCS = 1:<br>This bit is ignored.<br>When TCS = 0:<br>1 = Gated time accumulation enabled<br>0 = Gated time accumulation disabled |
| bit 5-4  | <b>TCKPS&lt;1:0&gt;:</b> Timerx Input Clock Prescale Select bits <sup>(2)</sup><br>11 = 1:256 prescale value<br>10 = 1:64 prescale value<br>01 = 1:8 prescale value<br>00 = 1:1 prescale value                  |
| bit 3-2  | <b>Unimplemented:</b> Read as '0'   |
| bit 1    | <b>TCS:</b> Timerx Clock Source Select bit <sup>(2)</sup><br>1 = External clock from TxCK pin<br>0 = Internal clock (Fosc/2)  |
| bit 0    | <b>Unimplemented:</b> Read as '0'   |

**Note 1:** When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

**2:** When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), these bits have no effect.

FIGURE 19-1: ECAN™ MODULE BLOCK DIAGRAM



**BUFFER 19-7: ECAN™ MESSAGE BUFFER WORD 6**

|        |       |       |       |       |       |       |       |
|--------|-------|-------|-------|-------|-------|-------|-------|
| R/W-x  | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| Byte 7 |       |       |       |       |       |       |       |
| bit 15 |       |       |       | bit 8 |       |       |       |

|        |       |       |       |       |       |       |       |
|--------|-------|-------|-------|-------|-------|-------|-------|
| R/W-x  | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| Byte 6 |       |       |       |       |       |       |       |
| bit 7  |       |       |       | bit 0 |       |       |       |

**Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
-n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 15-8                      **Byte 7<15:8>:** ECAN™ Message Byte 7

bit 7-0                      **Byte 6<7:0>:** ECAN Message Byte 6

**BUFFER 19-8: ECAN™ MESSAGE BUFFER WORD 7**

|        |     |     |                            |       |       |       |       |
|--------|-----|-----|----------------------------|-------|-------|-------|-------|
| U-0    | U-0 | U-0 | R/W-x                      | R/W-x | R/W-x | R/W-x | R/W-x |
| —      | —   | —   | FILHIT<4:0> <sup>(1)</sup> |       |       |       |       |
| bit 15 |     |     |                            | bit 8 |       |       |       |

|       |     |     |     |       |     |     |     |
|-------|-----|-----|-----|-------|-----|-----|-----|
| U-0   | U-0 | U-0 | U-0 | U-0   | U-0 | U-0 | U-0 |
| —     | —   | —   | —   | —     | —   | —   | —   |
| bit 7 |     |     |     | bit 0 |     |     |     |

**Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
-n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 15-13                      **Unimplemented:** Read as '0'

bit 12-8                      **FILHIT<4:0>:** Filter Hit Code bits<sup>(1)</sup>  
Encodes number of filter that resulted in writing this buffer.

bit 7-0                      **Unimplemented:** Read as '0'

**Note 1:** These bits are only written by the module for receive buffers, and are unused for transmit buffers.

## 21.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1:** This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 16. “Analog-to-Digital Converter (ADC)”** (DS70183) of the “dsPIC33F/PIC24H Family Reference Manual”, which is available from the Microchip website ([www.microchip.com](http://www.microchip.com)).
- 2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices have up to 13 ADC input channels.

The AD12B bit (AD1CON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

**Note:** The ADC module needs to be disabled before modifying the AD12B bit.

### 21.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to 13 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported

Depending on the particular device pinout, the ADC can have up to 13 analog input pins, designated AN0 through AN12. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs can be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration depends on the specific device.

Block diagrams of the ADC module are shown in [Figure 21-1](#) and [Figure 21-2](#).

### 21.2 ADC Initialization

The following configuration steps should be performed.

1. Configure the ADC module:
  - a) Select port pins as analog inputs (AD1PCFGH<15:0> or AD1PCFGL<15:0>)
  - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>)
  - c) Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>)
  - d) Determine how many S/H channels are used (AD1CON2<9:8> and AD1PCFGH<15:0> or AD1PCFGL<15:0>)
  - e) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>)
  - f) Select how conversion results are presented in the buffer (AD1CON1<9:8>)
  - g) Turn on ADC module (AD1CON1<15>)
2. Configure ADC interrupt (if required):
  - a) Clear the AD1IF bit
  - b) Select ADC interrupt priority

### 21.3 ADC and DMA

If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. ADC1 can trigger a DMA data transfer. If ADC1 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF bit gets set as a result of an ADC1 sample conversion sequence.

The SMPI<3:0> bits (AD1CON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (AD1CON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.




## 30.2 AC Characteristics and Timing Parameters

This section defines dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 AC characteristics and timing parameters.

**TABLE 30-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC**

|                           |  |
|---------------------------|--|
| <b>AC CHARACTERISTICS</b> | <b>Standard Operating Conditions: 3.0V to 3.6V<br/>(unless otherwise stated)</b>   |
|                           | Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial<br>$-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended<br>Operating voltage $V_{DD}$ range as described in <a href="#">Table 30-1</a> . |

**FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS**



**TABLE 30-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS**

| Param No. | Symbol | Characteristic        | Min | Typ | Max | Units | Conditions   |
|-----------|--------|-----------------------|-----|-----|-----|-------|--|
| DO50      | Cosco  | OSC2/SOSCO pin        | —   | —   | 15  | pF    | In XT and HS modes when external clock is used to drive OSC1 |
| DO56      | Cio    | All I/O pins and OSC2 | —   | —   | 50  | pF    | EC mode  |
| DO58      | CB     | SCLx, SDAx            | —   | —   | 400 | pF    | In I <sup>2</sup> C™ mode                                    |

**TABLE 30-33: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING REQUIREMENTS**

| AC CHARACTERISTICS |                       |   | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated)<br>Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial<br>$-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended |                    |     |       |   |
|--------------------|-----------------------|---|---|--------------------|-----|-------|---|
| Param No.          | Symbol                | Characteristic <sup>(1)</sup>   | Min   | Typ <sup>(2)</sup> | Max | Units | Conditions                                  |
| SP70               | TscP                  | Maximum SCK Input Frequency   | —   | —                  | 11  | MHz   | See <b>Note 3</b>                           |
| SP72               | TscF                  | SCKx Input Fall Time  | —   | —                  | —   | ns    | See parameter <b>DO32</b> and <b>Note 4</b> |
| SP73               | TscR                  | SCKx Input Rise Time  | —   | —                  | —   | ns    | See parameter <b>DO31</b> and <b>Note 4</b> |
| SP30               | TdoF                  | SDOx Data Output Fall Time  | —   | —                  | —   | ns    | See parameter <b>DO32</b> and <b>Note 4</b> |
| SP31               | TdoR                  | SDOx Data Output Rise Time  | —   | —                  | —   | ns    | See parameter <b>DO31</b> and <b>Note 4</b> |
| SP35               | Tsch2doV,<br>TscL2doV | SDOx Data Output Valid after SCKx Edge  | —   | 6                  | 20  | ns    | —   |
| SP36               | TdoV2sch,<br>TdoV2scL | SDOx Data Output Setup to First SCKx Edge                                       | 30  | —                  | —   | ns    | —   |
| SP40               | TdiV2sch,<br>TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge                                      | 30  | —                  | —   | ns    | —   |
| SP41               | Tsch2diL,<br>TscL2diL | Hold Time of SDIx Data Input to SCKx Edge                                       | 30  | —                  | —   | ns    | —   |
| SP50               | TssL2sch,<br>TssL2scL | $\overline{\text{SSx}}$ $\downarrow$ to SCKx $\uparrow$ or SCKx Input           | 120   | —                  | —   | ns    | —   |
| SP51               | TssH2doZ              | $\overline{\text{SSx}}$ $\uparrow$ to SDOx Output High-Impedance <sup>(4)</sup> | 10  | —                  | 50  | ns    | —   |
| SP52               | Tsch2ssH<br>TscL2ssH  | $\overline{\text{SSx}}$ after SCKx Edge   | 1.5 Tcy + 40  | —                  | —   | ns    | See <b>Note 4</b>                           |
| SP60               | TssL2doV              | SDOx Data Output Valid after $\overline{\text{SSx}}$ Edge                       | —   | —                  | 50  | ns    | —   |


**Note 1:** These parameters are characterized, but are not tested in manufacturing.

**2:** Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.


**3:** The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

**4:** Assumes 50 pF load on all SPIx pins.

**FIGURE 30-25: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS**  
(CHPS<1:0> = 01, SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000)




**FIGURE 30-26: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS** (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



# 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Units                    |    | MILLIMETERS |      |      |
|--------------------------|----|-------------|------|------|
| Dimension Limits         |    | MIN         | NOM  | MAX  |
| Number of Leads          | N  | 44          |      |      |
| Lead Pitch               | e  | 0.80 BSC    |      |      |
| Overall Height           | A  | –           | –    | 1.20 |
| Molded Package Thickness | A2 | 0.95        | 1.00 | 1.05 |
| Standoff                 | A1 | 0.05        | –    | 0.15 |
| Foot Length              | L  | 0.45        | 0.60 | 0.75 |
| Footprint                | L1 | 1.00 REF    |      |      |
| Foot Angle               | φ  | 0°          | 3.5° | 7°   |
| Overall Width            | E  | 12.00 BSC   |      |      |
| Overall Length           | D  | 12.00 BSC   |      |      |
| Molded Package Width     | E1 | 10.00 BSC   |      |      |
| Molded Package Length    | D1 | 10.00 BSC   |      |      |
| Lead Thickness           | c  | 0.09        | –    | 0.20 |
| Lead Width               | b  | 0.30        | 0.37 | 0.45 |
| Mold Draft Angle Top     | α  | 11°         | 12°  | 13°  |
| Mold Draft Angle Bottom  | β  | 11°         | 12°  | 13°  |

**Notes:**

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Chamfers at corners are optional; size may vary.
- Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

| Section Name   | Update Description   |
|--|--|
| <b>Section 10.0 “Power-Saving Features”</b>                              | Added the following registers: <ul style="list-style-type: none"> <li>• PMD1: Peripheral Module Disable Control Register 1 (Register 10-1)</li> <li>• PMD2: Peripheral Module Disable Control Register 2 (Register 10-2)</li> <li>• PMD3: Peripheral Module Disable Control Register 3 (Register 10-3)</li> </ul>  |
| <b>Section 11.0 “I/O Ports”</b>  | Removed Table 11-1 and added reference to pin diagrams for I/O pin availability and functionality.<br><br>Added paragraph on ADPCFG register default values to <b>Section 11.3 “Configuring Analog Port Pins”</b> .<br><br>Added Note box regarding PPS functionality with input mapping to <b>Section 11.6.2.1 “Input Mapping”</b> .  |
| <b>Section 16.0 “Serial Peripheral Interface (SPI)”</b>                  | Added Note 2 and 3 to the SPIxCON1 register (see Register 16-2).   |
| <b>Section 18.0 “Universal Asynchronous Receiver Transmitter (UART)”</b> | Updated the Notes in the UxMODE register (see Register 18-1).<br><br>Updated the UTXINV bit settings in the UxSTA register and added Note 1 (see Register 18-2).   |
| <b>Section 19.0 “Enhanced CAN (ECAN™) Module”</b>                        | Changed bit 11 in the ECAN Control Register 1 (CiCTRL1) to Reserved (see Register 19-1).   |
| <b>Section 21.0 “10-bit/12-bit Analog-to-Digital Converter (ADC)”</b>    | Replaced the ADC1 Module Block Diagrams with new diagrams (see Figure 21-1 and Figure 21-2).<br><br>Updated bit values for ADCS<7:0> and added Notes 1 and 2 to the ADC1 Control Register 3 (AD1CON3) (see Register 21-3).<br><br>Added Note 2 to the ADC1 Input Scan Select Register Low (AD1CSSL) (see Register 21-7).<br><br>Added Note 2 to the ADC1 Port Configuration Register Low (AD1PCFGL) (see Register 21-8). |
| <b>Section 22.0 “Audio Digital-to-Analog Converter (DAC)”</b>            | Updated the midpoint voltage in the last sentence of the first paragraph.<br><br>Updated the voltage swing values in the last sentence of the last paragraph in <b>Section 22.3 “DAC Output Format”</b> .  |
| <b>Section 23.0 “Comparator Module”</b>                                  | Updated the Comparator Voltage Reference Block Diagram (see Figure 23-2).  |
| <b>Section 24.0 “Real-Time Clock and Calendar (RTCC)”</b>                | Updated the minimum positive adjust value for CAL<7:0> in the RTCC Calibration and Configuration (RCFGCAL) Register (see Register 24-1).   |
| <b>Section 27.0 “Special Features”</b>                                   | Added Note 1 to the Device Configuration Register Map (see Table 27-1).<br><br>Updated Note 1 in the dsPIC33F Configuration Bits Description (see Table 27-2).   |