

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


E·XFl

Detuns	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DCI, DMA, I ² S, POR, PWM, WDT
Number of I/O	35
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 13x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32gp304t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 4-5: DATA MEMORY MAP FOR dsPIC33FJ128GP802/804 AND dsPIC33FJ64GP802/ 804 DEVICES WITH 16 KB RAM



REGISTER	R /-13: IEC3:	INTERRUPT	ENABLE C	UNIROL RE	GISTER 3		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
_	RTCIE	DMA5IE	DCIIE	DCIEIE	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	_	—	—	—
bit 7							bit C
Legend:							
R = Readal	ble bit	W = Writable	bit	U = Unimpler	mented bit, reac	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimplemen	ted: Read as '	0'				
bit 14	RTCIE: Real-	Time Clock and	d Calendar In	terrupt Enable	bit		
		request enable					
	0 = Interrupt	request not ena	abled				
bit 13	DMA5IE: DM	A Channel 5 D	ata Transfer (Complete Interi	rupt Enable bit		
	•	request enable request not ena					
bit 12	DCIIE: DCI E	vent Interrupt E	Enable bit				

REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

	Done. Doi Event interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 11	DCIEIE: DCI Error Interrupt Enable bit

```
1 = Interrupt request enabled
```

- 0 = Interrupt request not enabled
- bit 10-0 Unimplemented: Read as '0'

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
0-0	R/W-1		R/W-U	0-0	R/W-1		R/W-U
 bit 15		T1IP<2:0>		—		OC1IP<2:0>	bi
511 15							DI
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC1IP<2:0>				INT0IP<2:0>	
bit 7							bi
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	Unimplem	ented: Read as ')'				
bit 14-12	T1IP<2:0>:	Timer1 Interrupt	Priority bits				
	111 = Inter	rupt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
		rupt source is dis					
bit 11	-	ented: Read as '					
bit 10-8		>: Output Compa		-	rity bits		
	111 = Inter •	rupt is priority 7 (I	nignest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is dis	abled				
bit 7		ented: Read as '					
bit 6-4	•	: Input Capture C		errunt Priority h	nits		
		rupt is priority 7 (I					
	•		0 1	, ,			
	•						
	• 001 = Inter	rupt is priority 1					
		rupt source is dis	abled				
bit 3	Unimplem	ented: Read as ')'				
bit 2-0	INT0IP<2:0	>: External Interr	upt 0 Priority	/ bits			
	111 = Inter	rupt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
	000 = Inter	rupt source is dis	abled				

DS70292G-page 110

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	_	_		_		C1TXIP<2:0>(1)	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		DMA7IP<2:0>		—		DMA6IP<2:0>	
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
L:4 7 44		nted: Deed ee (~'				
bit 15-11	•	nted: Read as '			(4)		
bit 10-8				autor of laterations			
011 10-0		>: ECAN1 Trans			Priority bits		
DIL 10-0		upt is priority 7 (l			Priority bits		
bit 10-0					Priority dits."		
Dit 10-0					Priority bits		
Dit 10-0	111 = Intern • •				Priority bits."		
DIL 10-0	111 = Intern • • • • •	upt is priority 7 (l	highest priorit				
bit 7	111 = Intern • • • • • • • • • • • • • • • • • • •	upt is priority 7 (l upt is priority 1	highest priorif abled				
	111 = Intern • • • • • • • • • • • • • • • • • • •	upt is priority 7 (l upt is priority 1 upt source is dis	highest priorif abled	ty interrupt)		rity bits	
bit 7	111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0	upt is priority 7 (I upt is priority 1 upt source is dis inted: Read as '(highest priorit abled o' el 7 Data Tra	ty interrupt) nsfer Complete		rity bits	
bit 7	111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0	upt is priority 7 (l upt is priority 1 upt source is dis ented: Read as '(0>: DMA Channe	highest priorit abled o' el 7 Data Tra	ty interrupt) nsfer Complete		rity bits	
bit 7	111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0	upt is priority 7 (l upt is priority 1 upt source is dis ented: Read as '(0>: DMA Channe	highest priorit abled o' el 7 Data Tra	ty interrupt) nsfer Complete		rity bits	
bit 7	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0 111 = Intern	upt is priority 7 (l upt is priority 1 upt source is dis ented: Read as 'd 0>: DMA Chann upt is priority 7 (l	highest priorit abled o' el 7 Data Tra	ty interrupt) nsfer Complete		rity bits	
bit 7	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0 111 = Intern 001 = Intern	upt is priority 7 (l upt is priority 1 upt source is dis inted: Read as 'ú 0>: DMA Chann upt is priority 7 (l upt is priority 1	abled _D ' el 7 Data Tra highest priorit	ty interrupt) nsfer Complete		rity bits	
bit 7 bit 6-4	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern 000 = Intern	upt is priority 7 (l upt is priority 1 upt source is dis inted: Read as '(0>: DMA Chann upt is priority 7 (l upt is priority 1 upt source is dis	abled o [,] el 7 Data Tra highest priorit	ty interrupt) nsfer Complete		rity bits	
bit 7 bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern 000 = Intern Unimpleme	upt is priority 7 (l upt is priority 1 upt source is dis ented: Read as 'd 0>: DMA Channe upt is priority 7 (l upt is priority 1 upt source is dis ented: Read as 'd	abled ^{D'} el 7 Data Tra highest priorit abled	ty interrupt) nsfer Complete ty interrupt)	e Interrupt Prio		
bit 7 bit 6-4	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(upt is priority 7 (l upt is priority 1 upt source is dis inted: Read as '(0>: DMA Chann upt is priority 7 (l upt source is dis inted: Read as '(0>: DMA Chann	abled ^{D'} el 7 Data Tra highest priorit abled D' el 6 Data Tra	ty interrupt) nsfer Complete ty interrupt)	e Interrupt Prio		
bit 7 bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(upt is priority 7 (l upt is priority 1 upt source is dis ented: Read as 'd 0>: DMA Channe upt is priority 7 (l upt is priority 1 upt source is dis ented: Read as 'd	abled ^{D'} el 7 Data Tra highest priorit abled D' el 6 Data Tra	ty interrupt) nsfer Complete ty interrupt)	e Interrupt Prio		
bit 7 bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(upt is priority 7 (l upt is priority 1 upt source is dis inted: Read as '(0>: DMA Chann upt is priority 7 (l upt source is dis inted: Read as '(0>: DMA Chann	abled ^{D'} el 7 Data Tra highest priorit abled D' el 6 Data Tra	ty interrupt) nsfer Complete ty interrupt)	e Interrupt Prio		
bit 7 bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern 000 = Intern Unimpleme DMA6IP<2:(111 = Intern	upt is priority 7 (l upt is priority 1 upt source is dis inted: Read as '(0>: DMA Chann upt is priority 7 (l upt source is dis inted: Read as '(0>: DMA Chann	abled ^{D'} el 7 Data Tra highest priorit abled D' el 6 Data Tra	ty interrupt) nsfer Complete ty interrupt)	e Interrupt Prio		

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

9.1.4 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M,' by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2.' This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS. For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

EQUATION 9-2: Fosc CALCULATION

$$FOSC = FIN \bullet \left(\frac{M}{N1 \bullet N2}\right)$$


For example, suppose a 10 MHz crystal is being used with the selected oscillator mode of XT with PLL.

- If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz.
- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.
- If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

EQUATION 9-3: XT WITH PLL MODE EXAMPLE

$$FCY = \frac{FOSC}{2} = \frac{1}{2} \left(\frac{10000000 \bullet 32}{2 \bullet 2} \right) = 40MIPS$$

FIGURE 9-2: dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/ X04 PLL BLOCK DIAGRAM



REGISTERS	9-5: ACLI		ARY CONT	ROL REGIST	ER		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	SELACLK	AOSCI	MD<1:0>	A	PSTSCLR<2:0>	>
bit 15							bit 8
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
ASRCSEL	0-0	0-0	0-0	0-0	0-0	0-0	0-0
bit 7	_	—				—	bit
							DIL
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15-14	Unimpleme	ented: Read as '0)'				
bit 13	SELACLK:	Select Auxiliary	Clock Source	for Auxiliary C	lock Divider		
	•	y Oscillators prov put (Fosc) provid			•		
bit 12-11		1:0>: Auxiliary Os				Difficien	
		ternal Clock Mod					
	10 = XT Os	cillator Mode Sel	ect				
		cillator Mode Sel					
		ry Oscillator Disa		D			
bit 10-8		R<2:0>: Auxiliary	Clock Output	Divider			
	111 = divide 110 = divide						
	101 = divide	•					
	100 = divide	•					
	011 = divide						
	010 = divide	•					
	001 = divide	ed by 64 ed by 256 (defaul	t)				
bit 7		Select Reference	,	e for Auxiliary	Clock		
~		Oscillator is the		•	0.001		
		y Oscillator is the					
	-						

REGISTER 9-5: ACLKCON: AUXILIARY CONTROL REGISTER⁽¹⁾

Note 1: This register is reset only on a Power-on Reset (POR).

Unimplemented: Read as '0'

bit 6-0

11.9 Peripheral Pin Select Registers

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 family of devices implement 33 registers for remappable peripheral configuration:

- 16 Input Remappable Peripheral Registers:
 - RPINR0-RPINR1, RPINR3-RPINR4, RPINR7, RPINR10-RPINR11 and PRINR18-RPINR26
- 13 Output Remappable Peripheral Registers:
 - RPOR0-RPOR12

Note:	Inpu	t and Output	t Re	gister	valu	es can	only
	be	changed	if	the	IOI	_OCK	bit
	(OS	CCON<6>)	is	set	to	'0'.	See
	Sec	tion 11.6.3.1		"Cont	rol	Reg	ister
	Loc	k" for a spec	cific	comm	and	seque	nce.

REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	—			INT1R<4:0>		
bit 15			•				bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0	Inimplemented: Read as '0'
-------------------------------------	----------------------------

```
      bit 12-8
      INT1R<4:0>: Assign External Interrupt 1 (INTR1) to the corresponding RPn pin

      1111 = Input tied to Vss

      11001 = Input tied to RP25

      •

      •

      00001 = Input tied to RP1

      00000 = Input tied to RP0

      bit 7-0

      Unimplemented: Read as '0'
```

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—		_			U1CTSR<4:0	>	
bit 15							bit 8
			D 44/4			D 44/4	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
-:+ 7	_	—			U1RXR<4:0>	•	h:+ 0
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	oit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-13	Unimpleme	nted: Read as ')'				
bit 12-8	-	0>: Assign UAR		end $(\overline{U1CTS})$ to	the correspo	ndina RPn nin	
		ut tied to Vss				ionig i i i più	
		ut tied to RP25					
	•						
	•						
	•						
		ut tied to RP1 ut tied to RP0					
oit 7-5	00000 = Inp)'				
	00000 = Inp Unimpleme	ut tied to RP0		1RX) to the cor	responding RF	n pin	
	00000 = Inp Unimpleme U1RXR<4:0 11111 = Inp	ut tied to RP0 nted: Read as '(1RX) to the cor	responding RF	n pin	
	00000 = Inp Unimpleme U1RXR<4:0 11111 = Inp	ut tied to RP0 nted: Read as '(>: Assign UART ut tied to Vss		1RX) to the cor	responding RF	'n pin	
bit 7-5 bit 4-0	00000 = Inp Unimpleme U1RXR<4:0 11111 = Inp	ut tied to RP0 nted: Read as '(>: Assign UART ut tied to Vss		1RX) to the cor	responding RF	'n pin	

REGISTER 11-8: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
_		_			U2CTSR<4:0>					
bit 15							bit 8			
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
—	—	—			U2RXR<4:0	>				
bit 7							bit C			
Legend:	la hit		.:+	II – Unimplor	nanted hit rea	d aa '0'				
R = Readab		W = Writable t	אנ		nented bit, rea					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown			
bit 12-8	11111 = In p	:0>: Assign UAR out tied to Vss out tied to RP25		- (, -		5 F				
	•									
	•	but tied to RP1 but tied to RP0								
bit 7-5	00000 = Inp		,							

-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				nown		
R = Readable I	oit	W = Writable	bit	U = Unimplemented bit, read as '0'				
Legend:								
bit 7							bit	
—	_	—			RP24R<4:0	>		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
bit 15							bit	
	—				RP25R<4:0	>		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

REGISTER 11-29: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12⁽¹⁾

bit 15-13 **Unimplemented:** Read as '0'

bit 12-8 **RP25R<4:0>:** Peripheral Output Function is Assigned to RP25 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 **RP24R<4:0>:** Peripheral Output Function is Assigned to RP24 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

14.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70198) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices support up to four input capture channels.


The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- 1. Simple Capture Event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
- 2. Capture timer value on every edge (rising and falling)
- 3. Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select one of two 16bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- · 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts
- Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to '1' (ICI<1:0> = 00)



18.1 UART Helpful Tips

- 1. In multi-node direct-connect UART networks, UART receive inputs react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the idle state, the default of which is logic high, (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a start bit detection and will cause the first byte received after the device has been initialized to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UART module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock relative to the incoming UxRX bit timing is no longer synchronized, resulting in the first character being invalid. This is to be expected.

18.2 UART Resources

Many useful resources related to UART are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

```
Note: In the event you are not able to access the product page using the link above, enter this URL in your browser:
http://www.microchip.com/wwwproducts/
Devices.aspx?dDocName=en532311
```

18.2.1 KEY RESOURCES

- Section 17. "UART" (DS70188)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

23.2 Comparator Control Register

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CMIDL	_	C2EVT	C1EVT	C2EN	C1EN	C2OUTEN ⁽¹⁾	C1OUTEN ⁽²⁾			
bit 15				1			bit 8			
R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
C2OUT	C10UT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS			
bit 7	01001	021111	Onite	OZINEO	021 00	Onles	bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown			
bit 15	1 = When de	in Idle Mode b evice enters Idle e normal modul	e mode, modu		nerate interrup	ots. Module is stil	ll enabled.			
bit 14	Unimplemer	nted: Read as '	0'							
bit 13	C2EVT: Com	parator 2 Even	t bit							
		ator output chai ator output did i		ates						
bit 12		parator 1 Even								
	 1 = Comparator output changed states 0 = Comparator output did not change states 									
bit 11	1 = Compara	parator 2 Enable ator is enabled ator is disabled	e bit							
bit 10	C1EN: Comp	parator 1 Enable	e bit							
	 1 = Comparator is enabled 0 = Comparator is disabled 									
bit 9	C2OUTEN: (Comparator 2 C	utput Enable	bit ⁽¹⁾						
		ator output is dr ator output is no								
bit 8		Comparator 1 C	•							
		ator output is dr ator output is no								
bit 7	C2OUT: Con	nparator 2 Outp	ut bit							
	When C2INV = 0:									
	1 = C2 VIN+ > C2 VIN- 0 = C2 VIN+ < C2 VIN-									
	When C2INV	′ = 1:								
	When C2INV 0 = C2 VIN+ 1 = C2 VIN+	> C2 VIN-								

REGISTER 23-1: CMCON: COMPARATOR CONTROL REGISTER

- **Note 1:** If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See **Section 11.6 "Peripheral Pin Select"** for more information.
 - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

NOTES:

REGISTER	26-2: PMM	ODE: PARALI	EL PORT M	ODE REGIS	STER		
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUSY	IRQI	M<1:0>	INCM	<1:0>	MODE16	MODE	<1:0>
bit 15	·				•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAITE	3<1:0> ⁽¹⁾		WAITI	M<3:0>		WAITE<	<1:0> ⁽¹⁾
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	BUSY: Busy	bit (Master mod	le only)				
		usy (not useful v		essor stall is a	ctive)		
bit 14-13		Interrupt Reque	est Mode hits				
	11 = Interrup or on a 10 = No inte 01 = Interrup	ot generated who	en Read Buffe eration when I processor sta	PMA<1:0> = 1	Write Buffer 3 is v 11 (Addressable le		
bit 12-11	INCM<1:0>:	Increment Mod	e bits				
	10 = Decrem 01 = Increme	ad and write but nent ADDR<10:0 ent ADDR<10:0 ement or decrer)> by 1 every ı > by 1 every re	read/write cyclead/write cycle		/)	
bit 10	MODE16: 8-	bit/16-bit Mode	bit				
					o the data registe the data register		
bit 9-8	11 = Master 10 = Master 01 = Enhanc	mode 2 (PMCS ced PSP, control	1, PMRD/PMV 1, PMRD <u>, PMV</u> signals (PMR	VR, PMENB, WR <u>, PMBE, P</u> D, PM <u>WR, P</u> M	PMBE, PMA <x:0 <u>PMA<x:< u="">0> and P MCS1, PMD<7:0 PMWR, PMCS</x:<></u></x:0 	MD<7:0>) > and PMA<1:	0>)
bit 7-6	WAITB<1:0>	: Data Setup to	Read/Write W	/ait State Con	figuration bits ⁽¹⁾		
	10 = Data w a 01 = Data w a	ait of 4 Tcy; mul ait of 3 Tcy; mul ait of 2 Tcy; mul ait of 1 Tcy; mul	tiplexed addre tiplexed addre	ss phase of 3 ss phase of 2	Тсү Тсү		
bit 5-2		Read to Byte of additional 15		Wait State C	onfiguration bits		
	0000 = No a	of additional 1 ⁻ idditional wait cy	cles (operatio				
bit 1-0	WAITE<1:0> 11 = Wait of 10 = Wait of 01 = Wait of 00 = Wait of	3 Тсү 2 Тсү	er Strobe Wait	State Configu	iration bits ⁽¹⁾		

DMMODE, DADALLEL DODT MODE DECISTED

Note 1: WAITB and WAITE bits are ignored whenever WAITM3:WAITM0 = 0000.

Most instructions are a single word. Certain doubleword instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

TABLE 28-1:	SYMBOLS USED IN OPCODE DESCRIPTIONS
-------------	-------------------------------------

(text) M [text] M {} O <n:m> R .b B .d D .S S .w W Acc O AWB A</n:m>	Description				
[text] M {} O <n:m> R .b B .d D .S S .w W Acc O AWB A</n:m>	leans literal defined by "text"				
{} O <n:m> R .b B .d D .s S .w W Acc O AWB A</n:m>	leans "content of text"				
<n:m> R .b B .d D .S S .w W Acc O AWB A</n:m>	leans "the location addressed by text"				
.bB.dD.SS.wWAccOAWBA	Dptional field or operation				
.dD.SS.wWAccOAWBA	Register bit field				
.S S .w W Acc O AWB A	Byte mode selection				
.w W Acc O AWB A	Double-Word mode selection				
Acc O AWB A	Shadow register select				
AWB A	Vord mode selection (default)				
	Dne of two accumulators {A, B}				
bit4 4-	ccumulator write back destination address register ∈ {W13, [W13]+ = 2}				
	-bit bit selection field (used in word addressed instructions) ∈ {015}				
C, DC, N, OV, Z	ICU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero				
Expr A	bsolute address, label or expression (resolved by the linker)				
f Fi	ile register address ∈ {0x00000x1FFF}				
lit1 1-	-bit unsigned literal ∈ {0,1}				
lit4 4-	-bit unsigned literal ∈ {015}				
lit5 5-	-bit unsigned literal ∈ {031}				
lit8 8-	-bit unsigned literal ∈ {0255}				
lit10 10	0-bit unsigned literal $\in \{0255\}$ for Byte mode, $\{0:1023\}$ for Word mode				
lit14 14	4-bit unsigned literal ∈ {016384}				
lit16 16	6-bit unsigned literal ∈ {065535}				
lit23 23	3-bit unsigned literal ∈ {08388608}; LSb must be '0'				
None Fi	ield does not require an entry, can be blank				
OA, OB, SA, SB D	OSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate				
PC P	Program Counter				
Slit10 10	0-bit signed literal ∈ {-512511}				
Slit16 16					
Slit6 6-	6-bit signed literal ∈ {-3276832767}				
Wb B	b-bit signed literal $\in \{-32/6832/67\}$ -bit signed literal $\in \{-1616\}$				
Wd D					
	-bit signed literal ∈ {-1616}				
Wm,Wn D	-bit signed literal ∈ {-1616} Base W register ∈ {W0W15}				

FIGURE 30-6: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 30-25: INPUT CAPTURE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No. Symbol Character			ristic ⁽¹⁾	Min	Мах	Units	Conditions
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20		ns	—
			With Prescaler	10	_	ns	
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns	—
			With Prescaler	10	_	ns	
IC15	TccP	ICx Input Period		(Tcy + 40)/N	_	ns	N = prescale value (1, 4, 16)

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 30-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS





TABLE 30-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions	
OC10	TccF	OCx Output Fall Time	—	—		ns	See parameter D032	
OC11	TccR	OCx Output Rise Time	—	—	_	ns	See parameter D031	

Note 1: These parameters are characterized but not tested in manufacturing.






TABLE 30-36:	I2Cx BUS DATA TIMING REQUIREMENTS ((MASTER MODE)	
IABLE 00 00.	LOX DOO DATA TIMITO REGORDENTO		

АС СНА	RACTER	ISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
				Operating temperature $-40^{\circ}C \le IA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No. Symb		Charac	teristic	Min ⁽¹⁾ Max		Units	Conditions		
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)		μs	—		
			400 kHz mode	Tcy/2 (BRG + 1)	—	μs	—		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs	—		
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	—		
			400 kHz mode	Tcy/2 (BRG + 1)		μs	_		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs	—		
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	_	100	ns			
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	_	300	ns			
IM25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	_		
		Setup Time	400 kHz mode	100		ns	-		
			1 MHz mode ⁽²⁾	40		ns	-		
IM26	THD:DAT	Data Input	100 kHz mode	0	_	μs	—		
		Hold Time	400 kHz mode	0	0.9	μs	-		
			1 MHz mode ⁽²⁾	0.2	_	μs			
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	Only relevant for		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs	Repeated Start		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs	condition		
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	After this period the		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μS	first clock pulse is		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	, μS	generated		
IM33	Tsu:sto	Stop Condition	100 kHz mode	TCY/2 (BRG + 1)	_	μs	_		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	, μs			
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	, ns	_		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)		ns			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	ns			
IM40	TAA:SCL	Output Valid	100 kHz mode		3500	ns	_		
		From Clock	400 kHz mode	_	1000	ns	_		
			1 MHz mode ⁽²⁾	_	400	ns	_		
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μs	Time the bus must be		
			400 kHz mode	1.3	_	μs	free before a new		
			1 MHz mode ⁽²⁾	0.5		μs	transmission can start		
IM50	Св	Bus Capacitive L			400	pF	—		
IM51	TPGD	Pulse Gobbler De	lav	65	390	ns	See Note 3		
			•	perator. Refer to Se					


Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195) in the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip website (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual chapters.


2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).


3: Typical value for this parameter is 130 ns.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







Microchip Technology Drawing C04-052C Sheet 1 of 2