

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DCI, DMA, I ² S, POR, PWM, WDT
Number of I/O	21
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64gp202-e-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Referenced Sources

This device data sheet is based on the following individual chapters of the *"dsPIC33F/PIC24H Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note 1: To access the documents listed below, browse to the documentation section of the dsPIC33FJ64GP804 product page of the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.

In addition to parameters, features, and other documentation, the resulting page provides links to the related family reference manual sections.

- Section 1. "Introduction" (DS70197)
- Section 2. "CPU" (DS70204)
- Section 3. "Data Memory" (DS70202)
- Section 4. "Program Memory" (DS70203)
- Section 5. "Flash Programming" (DS70191)
- Section 8. "Reset" (DS70192)
- Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196)
- Section 11. "Timers" (DS70205)
- Section 12. "Input Capture" (DS70198)
- Section 13. "Output Compare" (DS70209)
- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Section 17. "UART" (DS70188)
- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195)
- Section 23. "CodeGuard™ Security" (DS70199)
- Section 24. "Programming and Diagnostics" (DS70207)
- Section 25. "Device Configuration" (DS70194)
- Section 30. "I/O Ports with Peripheral Pin Select (PPS)" (DS70190)
- Section 32. "Interrupts (Part III)" (DS70214)
- Section 33. "Audio Digital-to-Analog Converter (DAC)" (DS70211)
- Section 34. "Comparator" (DS70212)
- Section 35. "Parallel Master Port (PMP)" (DS70299)
- Section 36. "Programmable Cyclic Redundancy Check (CRC)" (DS70298)
- Section 37. "Real-Time Clock and Calendar (RTCC)" (DS70301)
- Section 38. "Direct Memory Access (DMA) (Part III)" (DS70215)
- Section 39. "Oscillator (Part III)" (DS70216)




FIGURE 3-3: DSP ENGINE BLOCK DIAGRAM

TABLE 4-16: DMA REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW		_	—	_		AMOD	E<1:0>	—	_	MODE	<1:0>	0000
DMA0REQ	0382	FORCE	_			_			—				I	IRQSEL<6:0>	>			0000
DMA0STA	0384								S	TA<15:0>								0000
DMA0STB	0386								S	TB<15:0>								0000
DMA0PAD	0388								P	AD<15:0>								0000
DMA0CNT	038A	_	_			_						CN	<9:0>					0000
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW			—			AMOD	E<1:0>	—		MODE	=<1:0>	0000
DMA1REQ	038E	FORCE	_			_			—				I	IRQSEL<6:0>	>			0000
DMA1STA	0390								S	TA<15:0>								0000
DMA1STB	0392		STB<15:0>									0000						
DMA1PAD	0394		PAD<15:0>									0000						
DMA1CNT	0396	_	Ι	_	_	_	_					CN	<9:0>					0000
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	—	_	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA2REQ	039A	FORCE	_	_	_	_	_	_	_	_			I	IRQSEL<6:0	>			0000
DMA2STA	039C								S	TA<15:0>								0000
DMA2STB	039E								S	TB<15:0>								0000
DMA2PAD	03A0								P	AD<15:0>								0000
DMA2CNT	03A2	_	Ι	_	_	_	_					CN	<9:0>					0000
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA3REQ	03A6	FORCE	Ι	_	_	_	_	_	_	_			I	IRQSEL<6:0	>			0000
DMA3STA	03A8								S	TA<15:0>								0000
DMA3STB	03AA								S	TB<15:0>								0000
DMA3PAD	03AC								P	AD<15:0>								0000
DMA3CNT	03AE	_	Ι	_	_	_	_					CN	<9:0>					0000
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	—	_	AMOD	E<1:0>	—	_	MODE	<1:0>	0000
DMA4REQ	03B2	FORCE	Ι	_	_	_	_	_	_	_			I	IRQSEL<6:0	>			0000
DMA4STA	03B4								S	TA<15:0>								0000
DMA4STB	03B6								S	TB<15:0>								0000
DMA4PAD	03B8								P	AD<15:0>								0000
DMA4CNT	03BA	_	_	_	_	_	_					CN	[<9:0>					0000
DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW	_	—	_	—	—	AMOD	E<1:0>	—	_	MODE	<1:0>	0000
DMA5REQ	03BE	FORCE	_	—	_		_	_	_	_			I	IRQSEL<6:0	>			0000
DMA5STA	03C0	ľ							S	TA<15:0>								0000
DMA5STB	03C2								S	TB<15:0>								0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

6.2 Reset Control Registers

	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0				
TRAPR	IOPUWR	—	_	_	_	СМ	VREGS				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1				
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR				
bit 7							bit 0				
Legend:											
R = Readable b	nit	W = Writable b	vit	II = I Inimpler	mented bit, read	1 as 'O'					
-n = Value at P		'1' = Bit is set	Л	'0' = Bit is cle		x = Bit is unki	nwn				
							IOWIT				
bit 15	TRAPR: Trap	Reset Flag bit									
	•	onflict Reset has	s occurred								
		onflict Reset has		d							
bit 14	IOPUWR: Ille	gal Opcode or l	Jninitialized	W Access Rese	et Flag bit						
		I opcode detec		gal address m	ode or uninitial	ized W registe	er used as ar				
		Pointer caused									
h# 40 40	•	l opcode or unin		leset has not o	ccurrea						
bit 13-10	-	ted: Read as '0									
bit 9	0	ation Mismatch ration mismatch	•	ocurred							
		ration mismatch									
bit 8	VREGS: Voltage Regulator Standby During Sleep bit										
	1 = Voltage r	egulator is activ	e during Slee	ep							
	0 = Voltage r	egulator goes ir	nto Standby r	node during Sl	еер						
bit 7		XTR: External Reset (MCLR) Pin bit									
		Clear (pin) Res									
h # C		Clear (pin) Res									
bit 6		re Reset (Instru instruction has l	, .								
		instruction has									
bit 5		oftware Enable/[
	1 = WDT is e										
	0 = WDT is di	isabled									
bit 4	WDTO: Watc	hdog Timer Tim	e-out Flag bi	t							
		e-out has occurr									
		e-out has not oc									
bit 3		e-up from Sleep	-								
		as been in Sleep as not been in S									
bit 2		up from Idle Flag									
			9 51								
	= Device wa	as in Idle mode									

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0							
	DMA4IE	PMPIE												
 oit 15	DIVIAHIL						bit							
							DIL							
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
_		_	DMA3IE	C1IE ⁽¹⁾	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE							
bit 7							bit							
Legend:														
R = Readab		W = Writable		•	nented bit, read									
-n = Value a	it POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown							
L:4 / F														
bit 15	-	ted: Read as												
bit 14	DMA4IE: DMA Channel 4 Data Transfer Complete Interrupt Enable bit													
	1 = Interrupt request enabled 0 = Interrupt request not enabled													
	•	•												
bit 13	PMPIE: Parallel Master Port Interrupt Enable bit													
	1 = Interrupt request enabled													
		•	abled			0 = Interrupt request not enabled								
	Unimplemented: Read as '0'													
bit 12-5	Unimplemen	ted: Read as	ʻ0 '											
bit 12-5 bit 4	•		'0' Data Transfer C	complete Interr	upt Enable bit									
	DMA3IE: DM		ata Transfer C	complete Interr	upt Enable bit									
	DMA3IE: DM 1 = Interrupt	IA Channel 3 E	oata Transfer C d	Complete Interr	upt Enable bit									
bit 4	DMA3IE: DM 1 = Interrupt 0 = Interrupt	IA Channel 3 E request enable request has er	oata Transfer C d		upt Enable bit									
bit 4	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN	IA Channel 3 E request enable request has er	Data Transfer C ed habled pt Enable bit ⁽¹⁾		rupt Enable bit									
bit 4	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN 1 = Interrupt	IA Channel 3 E request enable request has er 1 Event Interru	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed		rupt Enable bit									
	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN 1 = Interrupt 0 = Interrupt	IA Channel 3 E request enable request has er 1 Event Interru request enable request not en	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed)										
bit 4	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN 1 = Interrupt 0 = Interrupt C1RXIE: ECA	IA Channel 3 E request enable request has er 1 Event Interru request enable request not en	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed abled Data Ready Inte)										
bit 4	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN 1 = Interrupt 0 = Interrupt C1RXIE: ECA 1 = Interrupt	IA Channel 3 E request enable request has er 1 Event Interru request enable request not en AN1 Receive E	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed abled Data Ready Inte)										
bit 4 bit 3 bit 2	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN 1 = Interrupt 0 = Interrupt 1 = Interrupt 1 = Interrupt 0 = Interrupt 0 = Interrupt	IA Channel 3 E request enable request has er 1 Event Interru request enable request not en AN1 Receive E request enable	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed abled Data Ready Inte ed abled)										
bit 4	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN 1 = Interrupt 0 = Interrupt C1RXIE: EC/ 1 = Interrupt 0 = Interrupt SPI2IE: SPI2	IA Channel 3 E request enable request has er 1 Event Interru request enable request not en AN1 Receive E request enable request not en	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed abled Data Ready Inte ed abled bit Enable bit)										
bit 4 bit 3 bit 2	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN 1 = Interrupt 0 = Interrupt C1RXIE: EC/ 1 = Interrupt 0 = Interrupt 0 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt	IA Channel 3 E request enable request has er 1 Event Interru request enable request not en AN1 Receive E request enable request not en	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed abled Data Ready Inte ed abled ot Enable bit ed)										
bit 4 bit 3 bit 2 bit 1	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN 1 = Interrupt 0 = Interrupt C1RXIE: ECA 1 = Interrupt 0 = Interrupt 1 = Interrupt 0 = Interrupt 0 = Interrupt 0 = Interrupt	IA Channel 3 E request enable request has er 1 Event Interru request enable request not en AN1 Receive E request enable request not en 2 Event Interrup request enable	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed abled Data Ready Inte ed abled ot Enable bit ed abled)										
bit 4 bit 3 bit 2	DMA3IE: DM 1 = Interrupt 0 = Interrupt 1 = Interrupt 0 = Interrupt 0 = Interrupt 1 = Interrupt 0 = Interrupt SPI2IE: SPI2 1 = Interrupt 0 = Interrupt 0 = Interrupt 0 = Interrupt	IA Channel 3 E request enable request has er 1 Event Interru request enable request not en AN1 Receive E request enable request not en Event Interrup request enable request not en	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed abled Data Ready Inte abled ot Enable bit ed abled pt Enable bit)										

7 4 2 ---

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
_		T4IP<2:0>		—		OC4IP<2:0>							
bit 15							bit						
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
	N/W-1	OC3IP<2:0>	N/W-0		N/W-1	DMA2IP<2:0>	N/ VV-U						
bit 7							bit (
Logondi													
Legend: R = Readabl	le bit	W = Writable t	oit	U = Unimple	mented bit, rea	ad as '0'							
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own						
bit 15	Unimpleme	ented: Read as '0)'										
bit 14-12	T4IP<2:0>: Timer4 Interrupt Priority bits												
	111 = Interr	upt is priority 7 (h	nighest priori	ity interrupt)									
	•												
	•	•											
	001 = Interrupt is priority 1												
	000 = Interr	upt source is disa	abled										
bit 11	Unimpleme	ented: Read as '0)'										
bit 10-8	OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits												
	111 = Interr	rupt is priority 7 (h	nighest priori	ity interrupt)									
	•												
	•												
		upt is priority 1											
L:1 7		upt source is disa											
bit 7	-	ented: Read as '0											
bit 6-4		: Output Compa upt is priority 7 (h			ity bits								
	•	upt is phonity 7 (i	lighest priori	ity interrupt)									
	•												
	•												
		upt is priority 1 upt source is disa	abled										
bit 3		ented: Read as '0											
bit 2-0	-	0>: DMA Channe		unsfer Complete	e Interrupt Prio	ritv bits							
		rupt is priority 7 (h				,							
	•												
	•												
	• 001 = Interr	upt is priority 1											
		upt source is disa											

DECISTED 7-21. IDCA- INTERDURT DRIOPITY CONTROL DECISTER A

NOTES:

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
—		_			U1CTSR<4:0	>						
bit 15							bit 8					
			D 44/4			D 44/4						
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
-:+ 7	_	—			U1RXR<4:0>	•	h:+ 0					
bit 7							bit C					
Legend:												
R = Readab	le bit	W = Writable	oit	U = Unimplen	nented bit, read	d as '0'						
-n = Value a	t POR	'1' = Bit is set	•			x = Bit is unkr	nown					
bit 15-13	Unimpleme	nted: Read as ')'									
bit 12-8	-	U1CTSR<4:0>: Assign UART1 Clear to Send ($\overline{U1CTS}$) to the corresponding RPn pin										
		11111 = Input tied to Vss										
		ut tied to RP25										
	•											
	•											
	•											
		ut tied to RP1 ut tied to RP0										
oit 7-5	00000 = Inp)'									
	00000 = Inp Unimpleme	ut tied to RP0		1RX) to the cor	responding RF	n pin						
	00000 = Inp Unimpleme U1RXR<4:0 11111 = Inp	ut tied to RP0 nted: Read as '(1RX) to the cor	responding RF	n pin						
	00000 = Inp Unimpleme U1RXR<4:0 11111 = Inp	ut tied to RP0 nted: Read as '(>: Assign UART ut tied to Vss		1RX) to the cor	responding RF	'n pin						
bit 7-5 bit 4-0	00000 = Inp Unimpleme U1RXR<4:0 11111 = Inp	ut tied to RP0 nted: Read as '(>: Assign UART ut tied to Vss		1RX) to the cor	responding RF	'n pin						

REGISTER 11-8: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

00001 = Input tied to RP1 00000 = Input tied to RP0

15.2 Output Compare Resources

Many useful resources related to Output Compare are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

15.2.1 KEY RESOURCES

- Section 13. "Output Compare" (DS70209)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

BUFFER 19-7: ECAN™ MESSAGE BUFFER WORD 6

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
			Ву	rte 7					
bit 15							bit 8		
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
			Ву	rte 6					
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	x = Bit is unknown			

bit 15-8 Byte 7<15:8>: ECAN™ Message Byte 7

bit 7-0 Byte 6<7:0>: ECAN Message Byte 6

BUFFER 19-8: ECAN™ MESSAGE BUFFER WORD 7

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
_	_	_	FILHIT<4:0> ⁽¹⁾							
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—		—		—	_	—			
bit 7							bit 0			
Legend:										
R = Readable b	bit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown							

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits⁽¹⁾

Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

Note 1: These bits are only written by the module for receive buffers, and are unused for transmit buffers.

REGISTER	R 21-3: AD1C0	ON3: ADC1 C		EGISTER 3								
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
ADRC					SAMC<4:0>(1)						
bit 15							bit					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
			ADCS<	:7:0> ⁽²⁾								
bit 7							bit					
Legend:												
R = Reada	ble bit	W = Writable b	oit	U = Unimpler	nented bit, rea	ad as '0'						
-n = Value	n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15		Conversion Clo	ck Source bit									
	1 = ADC inter 0 = Clock der	nal RC clock ived from syste	m clock									
bit 14-13		ted: Read as '0										
bit 12-8		SAMC<4:0>: Auto Sample Time bits ⁽¹⁾										
511 12 0	11111 = 31 T	-										
	•											
	•											
	•											
	00001 = 1 T A											
h:+ 7 0		00000 = 0 TAD										
bit 7-0		ADCS<7:0>: ADC Conversion Clock Select bits ⁽²⁾										
	•	11111111 = Reserved										
	•											
	•											
	•											
	01000000 =	Reserved										
		TCY · (ADCS<7	7:0> + 1) = 64	• Tcy = Tad								
	•	- (, -									
	•											
	•											
	00000010 =	TCY · (ADCS<7	7:0> + 1) = 3 ·	TCY = TAD								
		Тсү · (ADCS<7 Тсү · (ADCS<7										
Note 1:	This bit only used i	f AD1CON1<7:	5> (SSRC<2:	0>) = 111.								
	This bit is not used			,								

40010

23.1 Comparator Resources

Many useful resources related to Comparators are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532311

23.1.1 KEY RESOURCES

- Section 34. "Comparator" (DS70212)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

REGISTER 24-10: ALRMVAL (WHEN ALRMPTR<1:0> = 00): ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—		MINTEN<2:0>		MINONE<3:0>				
bit 15							bit 8	
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—		SECTEN<2:0>		SECONE<3:0>				
bit 7	•						bit 0	
Legend:								

Logena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14-12 MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5

bit 11-8MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9bit 7Unimplemented: Read as '0'

bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5

bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

27.0 SPECIAL FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- · Flexible configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit emulation

27.1 Configuration Bits

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices provide nonvolatile memory implementation for device configuration bits. Refer to **Section 25. "Device Configuration"** (DS70194), in the *"dsPIC33F/PIC24H Family Reference Manual"* for more information on this implementation.

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 27-2.

Note that address 0xF80000 is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

The Device Configuration register map is shown in Table 27-1.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
0xF80000	FBS	RBS<	:1:0>	_	—		BSS<2:0>	3SS<2:0>			
0xF80002	FSS ⁽¹⁾	RSS<	:1:0>	_	_		SSS<2:0>		SWRP		
0xF80004	FGS	—	_	_	_	_	GSS<1	:0>	GWRP		
0xF80006	FOSCSEL	IESO	_	_	_		FNOSC<2:0>		FNOSC<2:		
0xF80008	FOSC	FCKSN	1<1:0>	IOL1WAY	_		OSCIOFNC	POSCM	1D<1:0>		
0xF8000A	FWDT	FWDTEN	WINDIS	_	WDTPRE		WDTPOST.	<3:0>			
0xF8000C	FPOR		Reserved ⁽	2)	ALTI2C	_	FPWRT<2:0>				
0xF8000E	FICD	Reserv	/ed ⁽³⁾	JTAGEN	_	_	_	ICS<	<1:0>		
0xF80010	FUID0		User Unit ID Byte 0								
0xF80012	FUID1		User Unit ID Byte 1								
0xF80014	FUID2		User Unit ID Byte 2								
0xF80016	FUID3		User Unit ID Byte 3								

TABLE 27-1: DEVICE CONFIGURATION REGISTER MAP

Legend: — = unimplemented bit, read as '0'.

Note 1: This Configuration register is not available and reads as 0xFF on dsPIC33FJ32GP302/304 devices.

2: These bits are reserved and always read as '1'.

3: These bits are reserved for use by development tools and must be programmed as '1'.

Most instructions are a single word. Certain doubleword instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

TABLE 28-1:	SYMBOLS USED IN OPCODE DESCRIPTIONS
-------------	-------------------------------------

(text) M [text] M {} O <n:m> R .b B .d D .S S .w W Acc O AWB A</n:m>	Description
[text] M {} O <n:m> R .b B .d D .S S .w W Acc O AWB A</n:m>	leans literal defined by "text"
{} O <n:m> R .b B .d D .s S .w W Acc O AWB A</n:m>	leans "content of text"
<n:m> R .b B .d D .S S .w W Acc O AWB A</n:m>	leans "the location addressed by text"
.bB.dD.SS.wWAccOAWBA	Dptional field or operation
.dD.SS.wWAccOAWBA	Register bit field
.S S .w W Acc O AWB A	Byte mode selection
.w W Acc O AWB A	Double-Word mode selection
Acc O AWB A	Shadow register select
AWB A	Vord mode selection (default)
	Dne of two accumulators {A, B}
bit4 4-	ccumulator write back destination address register ∈ {W13, [W13]+ = 2}
	-bit bit selection field (used in word addressed instructions) ∈ {015}
C, DC, N, OV, Z	ICU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr A	bsolute address, label or expression (resolved by the linker)
f Fi	ile register address ∈ {0x00000x1FFF}
lit1 1-	-bit unsigned literal ∈ {0,1}
lit4 4-	-bit unsigned literal ∈ {015}
lit5 5-	-bit unsigned literal ∈ {031}
lit8 8-	-bit unsigned literal ∈ {0255}
lit10 10	0-bit unsigned literal $\in \{0255\}$ for Byte mode, $\{0:1023\}$ for Word mode
lit14 14	4-bit unsigned literal ∈ {016384}
lit16 16	6-bit unsigned literal ∈ {065535}
lit23 23	3-bit unsigned literal ∈ {08388608}; LSb must be '0'
None Fi	ield does not require an entry, can be blank
OA, OB, SA, SB D	OSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC P	Program Counter
Slit10 10	0-bit signed literal ∈ {-512511}
Slit16 16	
Slit6 6-	6-bit signed literal ∈ {-3276832767}
Wb B	b-bit signed literal $\in \{-32/6832/67\}$ -bit signed literal $\in \{-1616\}$
Wd D	
	-bit signed literal ∈ {-1616}
Wm,Wn D	-bit signed literal ∈ {-1616} Base W register ∈ {W0W15}

DC CHARACTERISTICS		Standar (unless Operatin	otherwi	se state	ed)	: 3.0V to 3.6V ≤TA ≤+85°C for Industrial	
					$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - RA2, RA7- RA10, RB10, RB11, RB7, RB4, RC3-RC9	_	_	0.4	V	Io∟ ≤3 mA, Vod = 3.3V See Note 1
DO10 Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9,	_	_	0.4	V	Io∟ ⊴6 mA, Voo = 3.3V See Note 1	
		RB12-RB15, RC0-RC2 Output Low Voltage I/O Pins: 8x Sink Driver Pins - RA3, RA4		_	0.4	v	IoL ≤10 mA, VDD = 3.3V See Note 1
		Output High Voltage I/O Pins: 2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9	2.4			V	Іон ≥ -3 mA, Voo = 3.3V See Note 1
DO20 Voh	Output High Voltage I/O Pins: 4x Source Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	2.4	_	_	V	Іон ≥ -6 mA, Vod = 3.3V See Note 1	
		Output High Voltage I/O Pins: 8x Source Driver Pins - RA4, RA3	2.4	_	_	V	IOH ≥ -10 mA, VDD = 3.3V See Note 1
		Output High Voltage I/O Pins:	1.5	_	_		IOH ≥ -6 mA, VDD = 3.3V See Note 1
		2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9	2.0	—	_	V	IOH ≥ -5 mA, VDD = 3.3V See Note 1
			3.0	_	_		IOH ≥ -2 mA, VDD = 3.3V See Note 1
		Output High Voltage 4x Source Driver Pins - RA0,	1.5	—	—		Iон ≥ -12 mA, VDD = 3.3V See Note 1
DO20A	Vон1	RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	2.0	—	—	V	IOH ≥ -11 mA, VDD = 3.3V See Note 1
			3.0	_	_		IOH ≥ -3 mA, VDD = 3.3V See Note 1
		Output High Voltage I/O Pins:	1.5	_	_		IOH ≥ -16 mA, VDD = 3.3V See Note 1
		8x Source Driver Pins - RA3, RA4	2.0	_	_	V	IOH ≥ -12 mA, VDD = 3.3V See Note 1
			3.0	_			Іон ≥ -4 mA, Voo = 3.3V See Note 1

TABLE 30-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.




FIGURE 30-11: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 30-30:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING
REQUIREMENTS

AC CHARACTERISTICS			(unless c	Operatin otherwise g temperat	stated) ture -40	°C ≤Ta ≤+	/ to 3.6V 85°C for Industrial 125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP10	TscP	Maximum SCK Frequency	_	_	9	MHz	See Note 3
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	_
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic	Min. Typ ⁽²⁾ Max. Units Condition			Conditions	
Clock Parameters ⁽¹⁾						·	
AD50	Tad	ADC Clock Period	117.6			ns	_
AD51	tRC	ADC Internal RC Oscillator Period	—	250	_	ns	_
Conversion Rate							
AD55	tCONV	Conversion Time		14 Tad		ns	—
AD56	FCNV	Throughput Rate		—	500	ksps	—
AD57	TSAMP	Sample Time	3 Tad	—		_	—
		Timir	ig Parame	ters			
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2 Tad		3 Tad		Auto convert trigger not selected
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2 Tad	_	3 Tad		_
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad		—	—
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)			20	μs	_

TABLE 30-44: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

Note 1: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.

3: The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on ADON bit (AD1CON1<15>) = '1'. During this time, the ADC result is indeterminate.

31.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in Section 30.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 30.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 31-8: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)				
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \leq TA \leq +150^{\circ}C$ for High Temperature Operating voltage VDD range as described in Table 31-1.				

FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 31-9: PLL CLOCK TIMING SPECIFICATIONS

-		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+150°C for High Temperature					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
HOS53	DCLK	CLKO Stability (Jitter) ⁽¹⁾	-5	0.5	5	%	Measured over 100 ms period

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE A-2: MAJOR SECTION Section Name	UPDATES (CONTINUED)
	Update Description
Section 10.0 "Power-Saving Features"	 Added the following registers: PMD1: Peripheral Module Disable Control Register 1 (Register 10-1) PMD2: Peripheral Module Disable Control Register 2 (Register 10-2) PMD3: Peripheral Module Disable Control Register 3 (Register 10-3)
Section 11.0 "I/O Ports"	Removed Table 11-1 and added reference to pin diagrams for I/O pin availability and functionality. Added paragraph on ADPCFG register default values to Section 11.3 " Configuring Analog Port Pins ". Added Note box regarding PPS functionality with input mapping to
	Section 11.6.2.1 "Input Mapping".
Section 16.0 "Serial Peripheral Interface (SPI)"	Added Note 2 and 3 to the SPIxCON1 register (see Register 16-2).
Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the Notes in the UxMODE register (see Register 18-1). Updated the UTXINV bit settings in the UxSTA register and added Note 1 (see Register 18-2).
Section 19.0 "Enhanced CAN (ECAN™) Module"	Changed bit 11 in the ECAN Control Register 1 (CiCTRL1) to Reserved (see Register 19-1).
Section 21.0 "10-bit/12-bit Analog- to-Digital Converter (ADC)"	Replaced the ADC1 Module Block Diagrams with new diagrams (see Figure 21-1 and Figure 21-2).
	Updated bit values for ADCS<7:0> and added Notes 1 and 2 to the ADC1 Control Register 3 (AD1CON3) (see Register 21-3).
	Added Note 2 to the ADC1 Input Scan Select Register Low (AD1CSSL) (see Register 21-7).
	Added Note 2 to the ADC1 Port Configuration Register Low (AD1PCFGL) (see Register 21-8).
Section 22.0 "Audio Digital-to- Analog Converter (DAC)"	Updated the midpoint voltage in the last sentence of the first paragraph. Updated the voltage swing values in the last sentence of the last paragraph in Section 22.3 "DAC Output Format" .
Section 23.0 "Comparator Module"	Updated the Comparator Voltage Reference Block Diagram (see Figure 23-2).
Section 24.0 "Real-Time Clock and Calendar (RTCC)"	Updated the minimum positive adjust value for CAL<7:0> in the RTCC Calibration and Configuration (RCFGCAL) Register (see Register 24-1).
Section 27.0 "Special Features"	Added Note 1 to the Device Configuration Register Map (see Table 27-1). Updated Note 1 in the dsPIC33F Configuration Bits Description (see Table 27-2).

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)