

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DCI, DMA, I ² S, POR, PWM, WDT
Number of I/O	21
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 10x10b/12b; D/A 2x16b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64gp802t-i-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-19: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1(FOR dsPIC33FJ128GP802/804 AND dsPIC33FJ64GP802/804) (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11EID	046E				EID<	15:8>							EID<	7:0>				XXXX
C1RXF12SID	0470		EID<15:8> SID<10:3> EID<15:8> SID<10:3>								SID<2:0>		_	EXIDE		EID<1	7:16>	xxxx
C1RXF12EID	0472		EID<15:8>						EID<7:0>								XXXX	
C1RXF13SID	0474										SID<2:0>		—	EXIDE	_	EID<1	7:16>	XXXX
C1RXF13EID	0476				EID<	15:8>				EID<7:0>							XXXX	
C1RXF14SID	0478				SID<	10:3>				SID<2:0> — EXIDE — EID<17:16>						7:16>	XXXX	
C1RXF14EID	047A				EID<	15:8>							EID<	7:0>				XXXX
C1RXF15SID	047C		SID<10:3>							SID<2:0> — EXIDE — EID				EID<1	7:16>	XXXX		
C1RXF15EID	047E				EID<	15:8>							EID<	7:0>				XXXX

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-20: DCI REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		Reset Sta	ate
DCICON1	0280	DCIEN	—	DCISIDL	—	DLOOP	CSCKD	CSCKE	COFSD	UNFM	CSDOM	DJST	—	—	_	COFSM1	COFSM0	0000	0000 00	00 0000
DCICON2	0282	_	_		_	BLEN1	BLEN0			COFSC	G<3:0>				V	/S<3:0>	•	0000	0000 00	00 0000
DCICON3	0284	—	—	_	—						BCG<11	:0>						0000	0000 00	00 0000
DCISTAT	0286	—	—	_	—	SLOT3	SLOT2	SLOT1	SLOT0	—	—	_	_	ROV	RFUL	TUNF	TMPTY	0000	0000 00	00 0000
TSCON	0288	TSE15	TSE14	TSE13	TSE12	TSE11	TSE10	TSE9	TSE8	TSE7	TSE6	TSE5	TSE4	TSE3	TSE2	TSE1	TSE0	0000	0000 00	00 0000
RSCON	028C	RSE15	RSE14	RSE13	RSE12	RSE11	RSE10	RSE9	RSE8	RSE7	RSE6	RSE5	RSE4	RSE3	RSE2	RSE1	RSE0	0000	0000 00	00 0000
RXBUF0	0290						Receive Buffer 0 Data Register							0000	0000 00	00 0000				
RXBUF1	0292							Receive	Buffer 1 Da	ata Regist	er							0000	0000 00	00 0000
RXBUF2	0294							Receive	Buffer 2 Da	ata Regist	er							0000	0000 00	00 0000
RXBUF3	0296							Receive	Buffer 3 Da	ata Regist	er							0000	0000 00	00 0000
TXBUF0	0298							Transmit	Buffer 0 Da	ata Regis	ter							0000	0000 00	00 0000
TXBUF1	029A						Transmit Buffer 1 Data Register							0000	0000 00	00 0000				
TXBUF2	029C						Transmit Buffer 2 Data Register								0000	0000 00	00 0000			
TXBUF3	029E							Transmit	Buffer 3 Da	ata Regis	ter							0000	0000 00	00 0000

Legend: — = unimplemented, read as '0'.

4.4.1 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.

Note: A PC push during exception processing concatenates the SRL register to the MSb of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap does not occur. The stack error trap occurs on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-6: CALL STACK FRAME



4.4.2 DATA RAM PROTECTION FEATURE

The dsPIC33F product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

4.5 Instruction Addressing Modes

The addressing modes shown in Table 4-37 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.5.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.5.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2 where:

Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb.

Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- · Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

7.5 CPU Registers

REGISTER 7-1:	SR: CPU STATUS REGISTER ⁽¹⁾
---------------	--

	5444.6	B 8 4 4 6				5444	-
bit 15							bit 8
OA	OB	SA	SB	OAB	SAB	DA	DC
R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0

R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> ^(2,3)		RA	N	OV	Z	С
bit 7							bit 0

Legend:			
C = Clear only bit	R = Readable bit	U = Unimplemented bit, read as '0'	
S = Set only bit	W = Writable bit	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾

111 = CPU Interrupt Priority Level is 7 (15), user interrupts are disabled

- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1.

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
—	—	—	US	EDT		DL<2:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF
bit 7							bit 0
							
Legend:		C = Clear only	y bit				
R = Readable	bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is clear	ed	'x = Bit is unk	nown	U = Unimpler	mented bit, read	as '0'	
				(2)			
bit 3	IPL3: CPU In	terrupt Priority	Level Status I	bit 3 ⁽²⁾			
	1 = CPU inter	rupt priority lev	el is greater t	han 7			

0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	DMA4IF	PMPIF			_	—	_
oit 15							bit
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	DMA3IF	C1IF ⁽¹⁾	C1RXIF ⁽¹⁾	SPI2IF	SPI2EIF
bit 7							bit
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15	Unimplemen						
bit 14				Complete Interr	upt Flag Status I	bit	
	1 = Interrupt r						
	0 = Interrupt r	•					
bit 13			t Interrupt Flag	Status bit			
	1 = Interrupt r 0 = Interrupt r						
bit 12-5	Unimplemen	•					
bit 4	-			`omplete Interr	upt Flag Status I	nit	
	1 = Interrupt r				upt i lug olatus i		
	0 = Interrupt r						
bit 3		-	pt Flag Status	bit ⁽¹⁾			
	1 = Interrupt r						
	0 = Interrupt r	equest has no	ot occurred				
bit 2	C1RXIF: ECA	N1 Receive D	ata Ready Inte	errupt Flag Sta	tus bit ⁽¹⁾		
	1 = Interrupt r						
	0 = Interrupt r	•					
bit 1			ot Flag Status b	oit			
	1 = Interrupt r	•					
	0 = Interrupt r	•					
bit 0			pt Flag Status	bit			
	1 = Interrupt r	•					
	0 = Interrupt r	equest has no	loccurrea				

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

REGISTER	7-16: IPC1	: INTERRUPT	PRIORITY	CONTROL R	EGISTER 1		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T2IP<2:0>		<u> </u>		OC2IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	N/ W- I	IC2IP<2:0>	N/W-0		N/W-1	DMA0IP<2:0>	N/W-U
bit 7							bit
Legend: R = Readab	le hit	W = Writable	hit	II = I Inimplei	mented bit, rea	ad as 'O'	
-n = Value a		'1' = Bit is set	on	'0' = Bit is cle		x = Bit is unkn	own
					arcu		OWIT
bit 15	Unimpleme	ented: Read as ')'				
bit 14-12	T2IP<2:0>:	Timer2 Interrupt	Priority bits				
	111 = Interi	rupt is priority 7 (I	nighest prior	ity interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
		rupt source is dis	abled				
bit 11	Unimpleme	ented: Read as ')'				
bit 10-8	OC2IP<2:0	>: Output Compa	re Channel	2 Interrupt Prior	ity bits		
	111 = Inter	rupt is priority 7 (I	nighest prior	ity interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is dis	abled				
bit 7		ented: Read as '					
bit 6-4	-	: Input Capture C		errupt Priority b	its		
		rupt is priority 7 (I					
	•						
	•						
	• 001 = Inter	rupt is priority 1					
		rupt source is dis	abled				
bit 3		ented: Read as '					
bit 2-0	DMA0IP<2:	:0>: DMA Channe	el 0 Data Tra	ansfer Complete	e Interrupt Pric	rity bits	
	111 = Interi	rupt is priority 7 (I	nighest prior	ity interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
		rupt source is dis	abled				

.... 40

		: INTERRUPT										
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		U1RXIP<2:0>		—		SPI1IP<2:0>						
bit 15							b					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		SPI1EIP<2:0>				T3IP<2:0>						
bit 7							b					
Legend:												
R = Readabl	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	id as '0'						
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own					
bit 15	Unimpleme	ented: Read as '	0'									
bit 14-12	U1RXIP<2:	0>: UART1 Rece	eiver Interrup	t Priority bits								
		rupt is priority 7 (I	-	-								
	•											
	•											
	001 = Interr	rupt is priority 1										
		rupt source is dis	abled									
bit 11	Unimpleme	ented: Read as '	0'									
bit 10-8	SPI1IP<2:0	SPI1IP<2:0>: SPI1 Event Interrupt Priority bits										
	111 = Interr	rupt is priority 7 (I	highest priori	ty interrupt)								
	•											
	•											
	001 = Interr	rupt is priority 1										
		upt source is dis	abled									
bit 7	Unimpleme	ented: Read as '	0'									
bit 6-4	SPI1EIP<2:	0>: SPI1 Error Ir	nterrupt Prior	ity bits								
	111 = Interr	rupt is priority 7 (I	highest priori	ty interrupt)								
	•											
	•											
	001 = Interr	rupt is priority 1										
	000 = Interr	upt source is dis	abled									
bit 3	Unimpleme	ented: Read as '	0'									
bit 2-0	T3IP<2:0>:	Timer3 Interrupt	Priority bits									
	111 = Interr	rupt is priority 7 (I	highest priori	ty interrupt)								
	•											
	•											
	001 = Interr	rupt is priority 1										
		upt source is dis	ahlad									

REGISTER 7	7-31: INTTR	EG: INTERR	UPT CONTI	ROL AND STA	ATUS REGI	STER	
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
_	—	—	_		ILF	<3:0>	
bit 15							bit 8
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
_				VECNUM<6:0	>		
bit 7							bit C
Legend:							
R = Readable bit W = Writable bit		U = Unimplem	nented bit, rea	ad as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	nown		
bit 15-12	Unimplomon	ted: Read as '	`				
	-			-1			
bit 11-8		w CPU Interru	-	el bits			
	1111 = CPU	Interrupt Priorit	y Level is 15				
	•						
	•						
		Interrupt Priorit Interrupt Priorit					
bit 7		•	•				
	Unimplemen	ted: Read as '	0.				

0111111 = Interrupt Vector pending is number 135

0000001 = Interrupt Vector pending is number 9 0000000 = Interrupt Vector pending is number 8

•

11.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section "30. I/O Ports with Peripheral Pin Select" (DS70190) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through," in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device is disabled. This means the corresponding LATx and TRISx registers and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.





© 2007-2012 Microchip Technology Inc.

-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
R = Readable bit W =		W = Writable	bit	U = Unimplemented bit, read as '0'			
Legend:							
bit 7						bit	
—	_	_		RP24R<4:0>			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit
	—				RP25R<4:0	>	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

REGISTER 11-29: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12⁽¹⁾

bit 15-13 **Unimplemented:** Read as '0'


bit 12-8 **RP25R<4:0>:** Peripheral Output Function is Assigned to RP25 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP24R<4:0>:** Peripheral Output Function is Assigned to RP24 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.





dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER 19	9-2: CiCTR	RL2: ECAN™	CONTROL	REGISTER 2	2		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—		—	—	—
bit 15							bit 8
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
_	—	_	DNCNT<4:0>				
bit 7							bit 0
Legend:		C = Writable b	oit, but only '0	' can be writter	n to clear the bit		
R = Readable bit W = Writat		W = Writable	bit U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is se		'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			
L-n = Value at POR '1' = Bit is set					areu		IOWII

bit 15-5 bit 4-0	Unimplemented: Read as '0' DNCNT<4:0>: DeviceNet [™] Filter Bit Number bits 10010-11111 = Invalid selection 10001 = Compare up to data byte 3, bit 6 with EID<17>
	•
	• 00001 = Compare up to data byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes

BUFFER 19-7: ECAN™ MESSAGE BUFFER WORD 6

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	rte 7			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	rte 6			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-8 Byte 7<15:8>: ECAN™ Message Byte 7

bit 7-0 Byte 6<7:0>: ECAN Message Byte 6

BUFFER 19-8: ECAN™ MESSAGE BUFFER WORD 7

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	_			FILHIT<4:0> ⁽¹)	
bit 15						bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—		—	_	—
bit 7						bit 0	
Legend:							
R = Readable bit W = V		W = Writable I	bit U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits⁽¹⁾

Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

Note 1: These bits are only written by the module for receive buffers, and are unused for transmit buffers.

REGISTER 23-1: CMCON: COMPARATOR CONTROL REGISTER (CONTINUED)

bit 6	C10UT: Comparator 1 Output bit
	$\frac{\text{When } \text{C1INV} = 0}{1 = \text{C1 } \text{Vin} + \text{C1 } \text{Vin}}$ $0 = \text{C1 } \text{Vin} + \text{C1 } \text{Vin}$
	$\frac{\text{When C1INV} = 1:}{0 = C1 \text{ VIN} + C1 \text{ VIN} - 1} = C1 \text{ VIN} + C1 \text{ VIN} - 1$
bit 5	C2INV: Comparator 2 Output Inversion bit 1 = C2 output inverted 0 = C2 output not inverted
bit 4	C1INV: Comparator 1 Output Inversion bit 1 = C1 output inverted 0 = C1 output not inverted
bit 3	C2NEG: Comparator 2 Negative Input Configure bit 1 = Input is connected to VIN+ 0 = Input is connected to VIN- See Figure 23-1 for the comparator modes.
bit 2	C2POS: Comparator 2 Positive Input Configure bit 1 = Input is connected to VIN+ 0 = Input is connected to CVREF See Figure 23-1 for the comparator modes.
bit 1	C1NEG: Comparator 1 Negative Input Configure bit 1 = Input is connected to VIN+ 0 = Input is connected to VIN- See Figure 23-1 for the comparator modes.
bit 0	C1POS: Comparator 1 Positive Input Configure bit 1 = Input is connected to VIN+ 0 = Input is connected to CVREF See Figure 23-1 for the comparator modes.

- **Note 1:** If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See **Section 11.6 "Peripheral Pin Select"** for more information.
 - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

26.1 **PMP** Resources

Many useful resources related to PMP are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

26.1.1 KEY RESOURCES

- Section 35. "Parallel Master Port (PMP)" (DS70299)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—				—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	_	—	_		—	RTSECSEL ⁽¹⁾	PMPTTL
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkno	wn	

utput Select bit ⁽¹⁾
for the RTCC pin the RTCC pin
the RICC pill
fer Select bit
ers
er input buffers
f

Note 1: To enable the actual RTCC output, the RTCOE bit (RCFGCAL<10>) needs to be set.

Most instructions are a single word. Certain doubleword instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

TABLE 28-1:	SYMBOLS USED IN OPCODE DESCRIPTIONS
-------------	-------------------------------------

#text (text) [text] {} <n:m> .b .d .S</n:m>	Means literal defined by "text" Means "content of text" Means "the location addressed by text" Optional field or operation Register bit field Byte mode selection Double-Word mode selection Shadow register select Word mode selection (default)		
[text] {} <n:m> .b .d .S</n:m>	Means "the location addressed by text" Optional field or operation Register bit field Byte mode selection Double-Word mode selection Shadow register select		
{} <n:m> .b .d .S</n:m>	Optional field or operation Register bit field Byte mode selection Double-Word mode selection Shadow register select		
<n:m> .b .d .S</n:m>	Register bit field Byte mode selection Double-Word mode selection Shadow register select		
.b .d .S	Byte mode selection Double-Word mode selection Shadow register select		
.d .S	Double-Word mode selection Shadow register select		
.S	Shadow register select		
	· ·		
	Word mode selection (default)		
.W	word mode selection (default)		
Acc	One of two accumulators {A, B}		
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}		
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$		
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero		
Expr	Absolute address, label or expression (resolved by the linker)		
f	File register address ∈ {0x00000x1FFF}		
lit1	1-bit unsigned literal $\in \{0,1\}$		
lit4	4-bit unsigned literal ∈ {015}		
lit5	5-bit unsigned literal ∈ {031}		
lit8	8-bit unsigned literal ∈ {0255}		
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode		
lit14	14-bit unsigned literal ∈ {016384}		
lit16	16-bit unsigned literal ∈ {065535}		
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'		
None	Field does not require an entry, can be blank		
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate		
PC	Program Counter		
Slit10	10-bit signed literal ∈ {-512511}		
Slit16	16-bit signed literal ∈ {-3276832767}		
Slit6	6-bit signed literal ∈ {-1616}		
Wb	Base W register ∈ {W0W15}		
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }		
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }		
Wm,Wn	Dividend, Divisor working register pair (direct addressing)		

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
	r	Γ				$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended	
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO10 Vo	Vol	Output Low Voltage I/O Pins: 2x Sink Driver Pins - RA2, RA7- RA10, RB10, RB11, RB7, RB4, RC3-RC9	_	_	0.4	V	Io∟ ≤3 mA, VDD = 3.3V See Note 1
		Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9,	_	_	0.4	V	Io∟ ⊴6 mA, Vod = 3.3V See Note 1
		RB12-RB15, RC0-RC2 Output Low Voltage I/O Pins: 8x Sink Driver Pins - RA3, RA4		_	0.4	v	lo∟ ≤10 mA, VDD = 3.3V See Note 1
DO20	Output High Voltage 2.4 — V Ic VOH I/O Pins: 2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9 2.4 — V Ic VOH Output High Voltage I/O Pins: 4x Source Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2 2.4 — V Ic Output High Voltage Ic Ic Ic Ic Ic	I/O Pins: 2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10,	2.4			V	Іон ≥ -3 mA, Vod = 3.3V See Note 1
		I/O Pins: 4x Source Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8,	2.4	_	_	V	Іон ≥ -6 mA, Vod = 3.3V See Note 1
		IOH ≥ -10 mA, VDD = 3.3V See Note 1					
		Output High Voltage I/O Pins: 2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9	1.5	_	_		IOH ≥ -6 mA, VDD = 3.3V See Note 1
			2.0	—	_	V	IOH ≥ -5 mA, VDD = 3.3V See Note 1
			3.0	_	_		IOH ≥ -2 mA, VDD = 3.3V See Note 1
DO20A	Vон1	Output High Voltage 4x Source Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	1.5	—	—	V	IOH ≥ -12 mA, VDD = 3.3V See Note 1
			2.0	—	—		IOH ≥ -11 mA, VDD = 3.3V See Note 1
			3.0	_	_		IOH ≥ -3 mA, VDD = 3.3V See Note 1
		Output High Voltage I/O Pins: 8x Source Driver Pins - RA3, RA4	1.5	_	_	v	Юн ≥ -16 mA, VDD = 3.3V See Note 1
			2.0	_	_		Iон ≥ -12 mA, Voo = 3.3V See Note 1
			3.0	_			Іон ≥ -4 mA, Vpd = 3.3V See Note 1

TABLE 30-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

Revision C (May 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSCO to OSC2
- Changed all instances of VDDCORE and VDDCORE/ VCAP to VCAP/VDDCORE

The other changes are referenced by their respective section in the following table.

TABLE A-2: MAJOR SECTION UPDATES

Section Name	Update Description
High-Performance, 16-bit Digital Signal Controllers	Updated all pin diagrams to denote the pin voltage tolerance (see " Pin Diagrams ").
	Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss.
Section 1.0 "Device Overview"	Updated AVDD in the PINOUT I/O Descriptions (see Table 1-1).
	Added Peripheral Pin Select (PPS) capability column to Pinout I/O Descriptions (see Table 1-1).
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers"	Added new section to the data sheet that provides guidelines on getting started with 16-bit Digital Signal Controllers.
Section 3.0 "CPU"	Updated CPU Core Block Diagram with a connection from the DSP Engine to the Y Data Bus (see Figure 3-1).
	Vertically extended the X and Y Data Bus lines in the DSP Engine Block Diagram (see Figure 3-3).
Section 4.0 "Memory Organization"	Updated Reset value for CORCON in the CPU Core Register Map (see Table 4-1).
	Updated the Reset values for IPC14 and IPC15 and removed the FLTA1IE bit (IEC3) from the Interrupt Controller Register Map (see Table 4-4).
	Updated bit locations for RPINR25 in the Peripheral Pin Select Input Register Map (see Table 4-21).
	Updated the Reset value for CLKDIV in the System Control Register Map (see Table 4-33).
Section 5.0 "Flash Program Memory"	Updated Section 5.3 "Programming Operations" with programming time formula.
Section 9.0 "Oscillator Configuration"	Updated the Oscillator System Diagram and added Note 2 (see Figure 9-1).
Comgulation	Added Note 1 and Note 2 to the OSCON register (see Register 9-1).
	Updated default bit values for DOZE<2:0> and FRCDIV<2:0> in the Clock Divisor (CLKDIV) Register (see Register 9-2).
	Added a paragraph regarding FRC accuracy at the end of Section 9.1.1 "System Clock Sources".
	Added Note 3 to Section 9.2.2 "Oscillator Switching Sequence".
	Added Note 1 to the FRC Oscillator Tuning (OSCTUN) Register (see Register 9-4).

Revision E (January 2011)

This includes typographical and formatting changes throughout the data sheet text. In addition, the Preliminary marking in the footer was removed.

All instances of VDDCORE have been removed.

All other major changes are referenced by their respective section in the following table.

TABLE A-4: MAJOR SECTION UPDATES

Section Name	Update Description				
"High-Performance, 16-bit Digital Signal Controllers"	The high temperature end range was updated to +150°C (see "Operating Range:").				
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers"	Updated the title of Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)".				
	The frequency limitation for device PLL start-up conditions was updated in Section 2.7 "Oscillator Value Conditions on Device Start-up ".				
	The second paragraph in Section 2.9 "Unused I/Os" was updated.				
Section 4.0 "Memory Organization"	The All Resets values for the following SFRs in the Timer Register Map were changed (see Table 4-5):				
	• TMR1				
	• TMR2				
	• TMR3				
	• TMR4				
	• TMR5				
Section 9.0 "Oscillator Configuration"	Added Note 3 to the OSCCON: Oscillator Control Register (see Register 9-1).				
	Added Note 2 to the CLKDIV: Clock Divisor Register (see Register 9-2).				
	Added Note 1 to the PLLFBD: PLL Feedback Divisor Register (see Register 9-3).				
	Added Note 2 to the OSCTUN: FRC Oscillator Tuning Register (see Register 9-4).				
	Added Note 1 to the ACLKCON: Auxiliary Control Register (see Register 9-5).				
Section 21.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated the VREFL references in the ADC1 module block diagrams (see Figure 21-1 and Figure 21-2).				
Section 27.0 "Special Features"	Added a new paragraph and removed the third paragraph in Section 27.1 "Configuration Bits" .				
	Added the column "RTSP Effects" to the dsPIC33F Configuration Bits Descriptions (see Table 27-2).				



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200

Fax: 852-2401-3431 China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820