Welcome to <u>E-XFL.COM</u>

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	AVR
Core Size	8-Bit
Speed	10MHz
Connectivity	SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	2KB (1K x 16)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/attiny2313v-10pj

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Features

- Utilizes the AVR[®] RISC Architecture
- AVR High-performance and Low-power RISC Architecture
 - 120 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
- Up to 20 MIPS Throughput at 20 MHz
- Data and Non-volatile Program and Data Memories
 - 2K Bytes of In-System Self Programmable Flash Endurance 10,000 Write/Erase Cycles
 - 128 Bytes In-System Programmable EEPROM Endurance: 100,000 Write/Erase Cycles
 - 128 Bytes Internal SRAM
 - Programming Lock for Flash Program and EEPROM Data Security
- Peripheral Features
 - One 8-bit Timer/Counter with Separate Prescaler and Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare and Capture Modes
 - Four PWM Channels
 - On-chip Analog Comparator
 - Programmable Watchdog Timer with On-chip Oscillator
 - USI Universal Serial Interface
 - Full Duplex USART
- Special Microcontroller Features
 - debugWIRE On-chip Debugging
 - In-System Programmable via SPI Port
 - External and Internal Interrupt Sources
 - Low-power Idle, Power-down, and Standby Modes
 - Enhanced Power-on Reset Circuit
 - Programmable Brown-out Detection Circuit
 - Internal Calibrated Oscillator
- I/O and Packages
 - 18 Programmable I/O Lines
 - 20-pin PDIP, 20-pin SOIC, and 32-pin MLF
- Operating Voltages
 - 1.8 5.5V (ATtiny2313)
- Speed Grades
 - ATtiny2313V: 0 4 MHz @ 1.8 5.5V, 0 10 MHz @ 2.7 5.5V
 - ATtiny2313: 0 10 MHz @ 2.7 5.5V, 0 20 MHz @ 4.5 5.5V
- Power Consumption Estimates
 - Active Mode
 - 1 MHz, 1.8V: 300 μA
 - 32 kHz, 1.8V: 20 µA (including oscillator)
 - Power-down Mode
 - < 0.2 µA at 1.8V



8-bit **AVR**[®] Microcontroller with 2K Bytes In-System Programmable Flash

ATtiny2313/V

Preliminary Summary

Rev. 2543ES-AVR-04/04




Note: This is a summary document. A complete document is available on our Web site at www.atmel.com.



Pin Configurations

Figure 1. Pinout ATtiny2313




Overview

The ATtiny2313 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny2313 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

² ATtiny2313/V

Block Diagram









The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATtiny2313 provides the following features: 2K bytes of In-System Programmable Flash, 128 bytes EEPROM, 128 bytes SRAM, 18 general purpose I/O lines, 32 general purpose working registers, a single-wire Interface for On-chip Debugging, two flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, Universal Serial Interface with Start Condition Detector, a programmable Watchdog Timer with internal Oscillator, and three software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, or by a conventional non-volatile memory programmer. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATtiny2313 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATtiny2313 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

Pin Descriptions

vcc	Digital supply voltage.
GND	Ground.
Port A (PA2PA0)	Port A is a 3-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port A also serves the functions of various special features of the ATtiny2313 as listed on page 52.
Port B (PB7PB0)	Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port B also serves the functions of various special features of the ATtiny2313 as listed on page 52.
Port D (PD6PD0)	Port D is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port D also serves the functions of various special features of the ATtiny2313 as listed on page 55.
RESET	Reset input. A low level on this pin for longer than the minimum pulse length will gener- ate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 33. Shorter pulses are not guaranteed to generate a reset. The Reset Input is an alternate function for PA2 and dW.
XTAL1	Input to the inverting Oscillator amplifier and input to the internal clock operating circuit. XTAL1 is an alternate function for PA0.
XTAL2	Output from the inverting Oscillator amplifier. XTAL2 is an alternate function for PA1.





Register Summary

add (abd) STEG. 1 T H S V N Z C T 0x00 (bbd) SPL SP1 SP4 SP3 SP4	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0.62 0.62 0.74 0.74 0.74 0.74 0.74 0.74 0.74 0.620 0.620 0.628 0.74 0.75 0.78 0.77 0.78 0.77 0.78 0.77 0.78 0.77 0.78 0.78 0.77 0.78 0.78 0.77 0.78 0.78 0.77 0.78 0.77 0.78 0.78 0.77 0.78 0.78 0.78 0.78 0.78 0.78 0.78 0.78 0.77 0.78	0x3E (0x5E)	SBEG	1	т	н	s	v	N	7	C	
0.602 (0.602) 0.6186 M.T. NTR PGE Image of the second of the								-	-		i
odd bosh Odd Sub Sub Sub Sub Sub Sub Sub Sub Sub Sub Sub Sub Sub Sub S	0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	10
data (add) BFR INITO INITO OCIF - - - - - 0 0x80 (ebs9) TIRK TOKIC OCIFIA OCIFIA OCIFIA OCIFIA OCIFIA OCIFIA OCIFIA TOKIC OCIFIA OCIFIA OCIFIA OCIFIA TOKIC OCIFIA OCIFIA TOKIC TOKIC <t< td=""><td>0x3C (0x5C)</td><td>OCR0B</td><td></td><td></td><td>1</td><td>Timer/Counter0 -</td><td>Compare Registe</td><td>er B</td><td></td><td></td><td>76</td></t<>	0x3C (0x5C)	OCR0B			1	Timer/Counter0 -	Compare Registe	er B			76
obs// cosin TMSK TOFE TOFE OCE14 OCE15 OCE36 OTE OCE36 TT OCE36 TT OCE36 TT OCE36 TT OCE36 TT OCE36	0x3B (0x5B)	GIMSK	INT1	INT0	PCIE	-	-	-	-	-	
0.42 (0.68) TFR TFR TOTI OCFA OCFA OCFA TOTI OCFA SEI TOTI OCFA TOTI OCFA TOTI OCFA SEI TOTI TOTI OCFA TOTI TOTI TOTI OCFA CAL CAL CAL <thcal< th=""> <thca< td=""><td></td><td></td><td></td><td></td><td></td><td>-</td><td></td><td>1</td><td></td><td></td><td></td></thca<></thcal<>						-		1			
0.47 (0.57) () 0.57 () 0.57											
obs: OCR00. OCR01. ISC01 <											
Obs: MOUGR PUD SM1 SR SM0 SC11 ISC10 ISC01 ISC01 <thisc01< th=""> <thisc01< th=""> <thisc01< th=""></thisc01<></thisc01<></thisc01<>			-	-					PGERS	SELFPRGEN	
0x34 0x34 MOLES - - - VDRF BORF EXTRP PORF 35 0x38 0x35 TCNT0 - - WMR2 CS10 CS00 75 0x88 0x35 TCNT0 - CAL CALS CALS CAL			PUD	SM1					ISC01	ISCOD	
bids TCCRB8 FOCGA FOCGA FOCGA FOCGA FOCGA FOCGA SOLE				-		-					
Oxf (0xf) OSCAL CALS			FOC0A	FOC0B	-	-					
0x000srg0 TOCRMA COMMA0 COMM00 COMM00 Part Mark Wight 1 Might 1 <	0x32 (0x52)	TCNT0				Timer/Co	unter0 (8-bit)	•			76
OME OME COMI AD COMI AD COMI BD Image Image MMINI Womini I03 OME (0x40) TOCRIB ICKCI ICCBI ICCBI CS12 CS12 CS11 TOT	0x31 (0x51)	OSCCAL	-	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	25
bd/E (oxFg) TCCHB ICRC1 ICRS1 IF WM13 WM12 CS12 CS11 CS10 100 2x20 (bx0) TGNTH Tmen/Counter1 - Counter Register M by Byte 107 107 107 2x20 (bx0) TGNTH Tmen/Counter1 - Counter Register A byte Byte 107 107 0x81 (bx4) OCR184 Tmen/Counter1 - Compare Register A byte Byte 107 108 0x82 (bx46) OCR184 Tmen/Counter1 - Compare Register A byte Byte 108 108 0x82 (bx46) OCR184 Tmen/Counter1 - Compare Register A byte Byte 108 27 108 27 108 27 108 27 108 27 108 27 108 27 108 20 104 108 20 104 108 20	0x30 (0x50)	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	-	-	WGM01	WGM00	72
0x02 (0x0) TGNTIL TimerCounter1 - Counter Register Mo Byte 107 0x02 (0x6) OCR1MH TimerCounter1 - Compare Register A Low Byte 107 0x02 (0x6) OCR1MH TimerCounter1 - Compare Register A Low Byte 108 0x04 (0x4) OCR1ML TimerCounter1 - Compare Register A Low Byte 108 0x04 (0x4) OCR1ML TimerCounter1 - Compare Register Byte Byte 108 0x04 (0x4) OCR1ML TimerCounter1 - Compare Register Low Byte 108 0x04 (0x4) OCR1ML TimerCounter1 - Input Register High Byte 108 0x04 (0x45) CLKPGE - - CLP53 CLMP50 0x04 (0x45) ICR1M TimerCounter1 - Input Register Low Byte 108 108 0x24 (0x45) ICR1M TimerCounter1 - Input Register Low Byte 108 102 0x24 (0x45) ICR1M FOCR1M FOC	0x2F (0x4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1BO	-	-	WGM11	WGM10	103
Ox2C (DxC) OTONTL Timer/Constrat - Compare Register Maph flop 107 0x8 (0x4) OCR1A4 Timer/Constrat - Compare Register Maph flop 107 0x8 (0x4) OCR1A4 Timer/Constrat - Compare Register Maph flop 107 0x8 (0x4) OCR1B4 Timer/Constrat - Compare Register Bab flop 108 0x8 (0x4) OCR1B4 Timer/Constrat - Compare Register Blow Byte 0.14783 0.14783 0x67 (0x47) Reserved - 108 0x67 (0x4) ICR14 FCC18 - - - - - - - - 107 0.004 0.002 0.004 0.002 0.004 0.004 0.004 0.004 0.004 0.004 0.004			ICNC1	ICES1					CS11	CS10	
0x8B 0x8L+H ThereCounter1 - Compare Register A Lew Byte 107 0x8D 0x4B CRTHAL TimerCounter1 - Compare Register B High Byte 108 0x8D 0x4B 0x5H TimerCounter1 - Compare Register B High Byte 108 0x8D 0x6H 0x4F CLKPSE 0x4F CLKPSE 108 0x8D 0x6H 0x4F CLKPSE 0x4F CLKPSE 108 0x6D 0x4F CLKPCE - - 0x4F 0x4F CLKPSE 108 0x4S 0x4S 0x4S 0x4F CLKPSE 0x4F 0											
02A (0xA) OCR1BI. Time/Counter1 - Compare Register A Low Spin 107 02B (0xB) OCR1BI. Timer/Counter1 - Compare Register B Low Byte 108 02C (0xA7) Reserved - 108 0x3 (x04) 0x3 (x04) 0x3 (x04) NDF							*				
0261 (0x49) OCR18H There/Counter1 - Compare Register B Hyshe 108 0267 (0x47) Reserved - 108 0.02 (0x14) WDIF											
Dock (pvsB) OCR1BL TimerCounter 1 - Compare Register BLow Pia 108 Dod2 (0x45) CLKPPR CLKPCE - 108 - 107 108 0.0000 POINT POINT <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>*</td><td></td><td></td><td></td><td></td></t<>							*				
0.027 (0x17) Reserved Port (0x47) - <	. ,							* *			
Dade (bush) CLKPR CLKPCE Image Counter 1 - Input Capture Register High Byte CLKPS1 CLKPS0 27 0x26 (0x45) ICR1H Timer/Counter 1 - Input Capture Register Low Byte 108 108 0x26 (0x44) GCTCR — — — — — PSR10 80 0x23 (0x43) GTCCR FOC18 — — — — — 107 0x21 (0x41) WDTSR WDIF WDE WDP3 WDCE WDE WDP4 WDP2 WDP1 WDP0 41 0x21 (0x41) WDTSR WDIF WDE WDP3 WDCE WDE WDP1 WDP1 WDP0 41 0x01 (0x50) EEDR — … … … … … …	()		_	_					_	-	
0.24 (0x44) IGR1L Timer/Counter1 - Input Capture Register Low Byte 108 0.22 (0x43) GTCCR - - - - - - PR10 80 0.22 (0x43) GTCCR (FOC1A FOC1B - - - - - - - - - - - 107 0.22 (0x44) WDTCR WDIF WDIE WDP3 WDCE WDE WDP4 WDP4 41 0.20 (0x40) PCMSK PCINTS PCINT2 PCINT1 PCINT3 PCINT2 PCINT3 PCINT4 PCINT4 PCINT4 </td <td></td> <td></td> <td>CLKPCE</td> <td></td> <td></td> <td></td> <td>CLKPS3</td> <td>CLKPS2</td> <td>CLKPS1</td> <td>CLKPS0</td> <td>27</td>			CLKPCE				CLKPS3	CLKPS2	CLKPS1	CLKPS0	27
0x23 (0x43) 0TCCR i - - - - - PSR10 80 0x22 (0x42) TCCR1C FOC1A FOC1B - - - - - - - - - - 107 0x21 (0x41) WDTCS POLTA FOC1B WDP3 WDCE WDP2 WDP1 WDP0 411 0x21 (0x41) WDTCS POLTT POLTT3 POLTT4 POLTT3 POLT14 POLT3 POLT14 POLT3 FOC10 60 0x16 (0x30) EEAR -	0x25 (0x45)	ICR1H			Timer/	Counter1 - Input	Capture Register	High Byte	•		108
0x22 (xx42) TCCR1C FOC1A FOC1B - - - - - - - 107 0x21 (0x41) WDTCSR WDIF WDIE WDP3 WDCE WDE WDP2 WDP1 WDP0 441 0x20 (0x40) PCMSK PCINT7 PCINT0 FG0 60 441 0x16 (0x3F) Reserved - PORTR2 PORTR1 PORTA0 57 0x16 (0x30) DPAR - - - - PORTB2 PORTB1 PORTA0 57 0x14 (0x3A) DDRA - - - - PIN2 PIN41 PIN40 57 0x16 (0x30) PINB DDRB	0x24 (0x44)	ICR1L			Timer/	Counter1 - Input	Capture Register	Low Byte		_	108
Op21 (0x41) WDFS MUFF WDF WDF2 WDF3 WDCE WDF2 WDF12 WDF1 WDF0 411 0x20 (0x40) PCMSK PCINT7 PCINT6 PCINT5 PCINT3 PCINT3 PCINT2 PCINT1 PCINT0 661 0x1F (0x48) EERAR - PORTA - - - - PORTA	0x23 (0x43)	GTCCR	-	-	-	-	-	-	-	PSR10	80
0x20 (0x40) PCINSK PCINT0 PCINT6 PCINT5 PCINT4 PCINT3 PCINT2 PCINT0 P	0x22 (ox42)	TCCR1C	FOC1A	FOC1B	-	-	-		-	-	107
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $											
Dx1E (bx3E) EERA - EEPROM Address Register 15 0x1D (0x30) EEDR - - EEPROM Data Register 16 0x1D (0x30) EECR - - EEPROM EERRE EERE EERE 16 0x1B (0x38) PORTA - - - - PORTR2 PORTA1 PORTA0 57 0x1A (0x3A) DDRA - - - - DDA2 DDA1 DDA0 57 0x18 (0x38) PORTB PORTB PORTB6 PORTB6 PORTB5 PORTB3 PORTD3 PORTD3 PORTD3 PORTD3 PORTD3 PORTD3 PORTD											60
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				-	-				-	-	45
Ox1C (0x3C) EECR - - EEPM1 EEPM0 EERIE EEMPE EERE EERE 16 0x1B (0x3B) PORTA - - - - PORTA2 PORTA1 PORTA0 57 0x1B (0x3B) DDRA - - - - DDA2 DDA1 DDA0 57 0x19 (0x39) PINA - - - - PINA2 PINA1 PINA0 57 0x19 (0x39) PINA - - - - PINB2 PINB1 PINB0 57 0x16 (0x36) PINB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 57 0x16 (0x34) GPIOR2 - - General Purpose I/O Register 1 20 0x14 (0x34) GPIOR1 - 20 0x13 (0x33) GPIOR0 - 20 0x13 (0x31) DRD - DDD6 DDD5 DDD4 DDD3 DDD1 DD00 57			-					egister			
0x1B (0x3B) PORTA - - - - - PORTA2 PORTA1 PORTA0 57 0x1B (0x3B) PINA - - - - DDA2 DDA1 DDA0 57 0x19 (0x39) PINA - - - - PINA2 PINA1 PINA0 57 0x19 (0x38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 57 0x16 (0x36) PINB PINB7 PINB6 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 57 0x16 (0x36) GPIOR1 Ceneral Purpose I/O Register 1 20 0 20 0 0x14 (0x34) GPIOR1 20 0 0x13 (0x33) GPIOR1 - PORTD6 PORTD5 PORTD4 PORTD2 PORTD1 PORTD0 57 0x11 (0x31) DDR0 - PIND6 PIND5 PIND4 PIND3 PIND2 PIND0			_	-	FFPM1			FEMPE	FFPF	FFRF	
Ox1A (bx3A) DDRA - - - - DDA2 DDA1 DDA0 57 0x18 (bx38) PORTB PORTB6 PORTB6 PORTB2 PORTB1 PORTD1 Candidataaa Candidataaaa Candidataaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa			_	_							
Ox18 (xx83) PORTB PORTB4 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 57 0x17 (0x37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 57 0x16 (0x36) PINB PINB7 PINB6 PINB6 PINB6 PINB4 PINB3 DDB2 DDB1 DDB0 57 0x16 (0x36) GPIOR12			-	-	-	-	-				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0x19 (0x39)	PINA	-	-	-	-	-	PINA2	PINA1	PINA0	57
0x16 (0x36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 57 0x14 (0x34) GPIOR2 GPIOR2 General Purpose I/O Register 2 20 0x14 (0x34) GPIOR1 GPIOR1 General Purpose I/O Register 2 20 0x12 (0x32) PORTD – PORTD6 PORTD5 PORTD4 PORTD2 PORTD1 PORTD0 57 0x11 (0x31) DDRD – DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 57 0x10 (0x30) PIND – PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 57 0x10 (0x32) USIDR – VID6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 57 0x40 (0x2E) USISR USISIF USIOF USIPF USIOC USICNT3 USICNT1 USICNT0 144 0x00 (0x2C) UDR TXC UDRE FE	0x18 (0x38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	57
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0x17 (0x37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	57
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $. ,		PINB7	PINB6	PINB5				PINB1	PINB0	
0x13 (0x33) GPIOR0 General Purpose I/O Register 0 20 0x12 (0x32) PORTD - PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 57 0x11 (0x31) DDR0 - DD06 DD05 DD04 DD03 DD02 DD01 DD00 57 0x10 (0x30) PIND - DD06 DD05 DD04 PORTD3 PORTD2 DD01 DD00 57 0x10 (0x30) PIND - PIND6 PIND5 PIND4 PIND3 PIND2 DD01 DD00 57 0x0F (0x2F) USISF USISF USIOF USIP USIDC USICNT3 USICNT1 USICNT0 144 0x00 (0x2D) USICR USISF USIW1 USIW0 USICS1 USICS0 USICK USIC 145 0x00 (0x2D) UDR TXC UDR FE DOR UPE U2X MPCM 128 0x04 (0x2A) UCSRA RXCI </td <td></td> <td></td> <td></td> <td colspan="5"></td> <td></td>											
0x12 (0x32) PORTD - PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 57 0x11 (0x31) DDRD - DDD6 DDD5 DDD4 DD03 DDD2 DD11 DD00 57 0x10 (0x30) PIND - PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PORTD0 57 0x0F (0x2F) USIDR - PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 57 0x0F (0x2F) USIDR - VISIOFF USIPF USID USICNT3 USICNT1 USICNT1 USICNT0 144 0x0D (0x2D) USIR USIOF USIV11 USIV11 USICNT0 144 128 0x06 (0x2B) UCSRA RXC TXC UDRE FE DOR UPE U2X MPCM 128 0x08 (0x28) USRL TXCIE UDRIE RXEN TXEN UCSZ2 RXB8 TXB8							•				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			_	PORTD6	PORTD5				PORTD1	PORTON	
0x10 (0x30)PIND-PIND6PIND5PIND4PIND3PIND2PIND1PIND057 $0x0F (0x2F)$ USIDRUSIDRUSIDFUSIDAUSIDARegister143 $0x0E (0x2E)$ USISRUSISIFUSIOFUSIPFUSIDCUSICNT3USICNT2USICNT1USICNT0144 $0x0D (0x2D)$ USICRUSISIEUSIOIEUSIPFUSIDCUSICNT3USICNT2USICNT1USICNT0144 $0x0D (0x2C)$ UDRUSICRUSIGRUSICIEUSIOIEUSIVM1USIWM1USIWM0USICS1USICS0USICLKUSITC145 $0x0C (0x2C)$ UDRUDRVART Data Register (8-bit)VART Data Register (8-bit)128130128 $0x0A (0x2A)$ UCSRARXCTXCIEUDRIERXENTXENUCS22RXB8TXB8130 $0x09 (0x29)$ UBRLUDRIETXCIEUDRIERXENTXENUCS22RXB8TXB8130 $0x06 (0x28)$ ACSRACDACBGACOACIACIEACICACIS1ACIS0148 $0x07 (0x27)$ Reserved $0x06 (0x28)$ Reserved <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>											
OxOF (0x2F) USIDR USIDR USIOF USI Data Register 143 0x0E (0x2E) USISR USISF USIOF USIDC USICC USICNT3 USICNT1 USICNT0 144 0x0D (0x2D) USICR USISIE USIOE USIVM1 USIVM0 USICS1 USICS0 USICLK USICT 145 0x0C (0x2C) UDR UDR UART Data Register (8-bit) 128 128 0x0A (0x2A) UCSRA RXC TXC UDRE FE DOR UPE U2X MPCM 128 0x0A (0x2A) UCSRB RXCIE TXCIE UDRIE RXEN TXEN UCSZ2 RXB8 TXB8 130 0x09 (0x29) UBRL UBRRL UBRH[7:0] 132 132 132 132 132 0x06 (0x26) Reserved - - - - - - - - - - - - - - - - - <											
Ox0E (0x2E) USISR USISF USIOF USIPF USIDC USICNT3 USICNT2 USICNT1 USICNT0 144 0x0D (0x2D) USICR USISE USIOIE USIVM1 USIVM0 USICS1 USICS0 USICK USICNT0 144 0x0D (0x2D) UDR USISE USIOIE USIVM1 USIVM0 USICS1 USICS0 USICK USICNT0 144 0x0D (0x2C) UDR UDR USIVM1 USIVM0 USICS1 USICS0 USICK USICNT0 144 0x0D (0x2C) UDR UDR TXC UDRE FE DOR UPE U2X MPCM 128 0x0A (0x2A) UCSRB RXCIE TXCIE UDRIE RXEN TXEN UCS22 RXB8 TXB8 130 0x09 (0x29) UBRL UDRIE RXEN TXEN UCS22 RXB8 TXB8 130 0x06 (0x26) ACSR ACD ACBG ACO ACI	1 /				•			•	•		
Ox0C (0x2C) UDR UART Data Register (8-bit) 128 0x0B (0x2B) UCSRA RXC TXC UDRE FE DOR UPE U2X MPCM 128 0x0A (0x2A) UCSRB RXCIE TXCIE UDRIE RXEN TXEN UCSZ2 RXB8 TXB8 130 0x09 (0x29) UBRRL UBRRL UBRRH[7:0] 132 132 0x08 (0x28) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 148 0x07 (0x27) Reserved - <	0x0E (0x2E)		USISIF	USIOIF	USIPF	USIDC	USICNT3	USICNT2	USICNT1	USICNT0	
0x0B (0x2B) UCSRA RXC TXC UDRE FE DOR UPE U2X MPCM 128 0x0A (0x2A) UCSRB RXCIE TXCIE UDRIE RXEN TXEN UCSZ2 RXB8 TXB8 130 0x09 (0x29) UBRRL UBRRL UBRRL UBRRL 132 132 0x08 (0x28) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 148 0x07 (0x27) Reserved - <td< td=""><td>0x0D (0x2D)</td><td>USICR</td><td>USISIE</td><td>USIOIE</td><td>USIWM1</td><td>USIWM0</td><td>USICS1</td><td>USICS0</td><td>USICLK</td><td>USITC</td><td>145</td></td<>	0x0D (0x2D)	USICR	USISIE	USIOIE	USIWM1	USIWM0	USICS1	USICS0	USICLK	USITC	145
0x0A (0x2A) UCSRB RXCIE TXCIE UDRIE RXEN TXEN UCSZ2 RXB8 TXB8 130 0x09 (0x29) UBRL	. ,							1			
0x09 (0x29) UBRRL UBRRL 132 0x08 (0x28) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 148 0x07 (0x27) Reserved -	· /										
Ox08 (0x28) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 148 0x07 (0x27) Reserved -			RXCIE	TXCIE	UDRIE			UCSZ2	RXB8	TXB8	
Dx07 (0x27) Reserved -	. ,		400	1000	400			4010	10101	40100	
0x06 (0x26) Reserved -											148
0x05 (0x25) Reserved -							1			1	
0x04 (0x24) Reserved -											
0x03 (0x23) UCSRC - UMSEL UPM1 UPM0 USBS UCSZ1 UCSZ0 UCPOL 131 0x02 (0x22) UBRH - - - - UBRRH 132 0x01 (0x21) DIDR - - - - AIN1D AIN0D 149						1		1			
0x02 (0x22) UBRRH - - - - UBRRH - 132 0x01 (0x21) DIDR - - - - - AIN1D AIN0D 149						1					131
0x01 (0x21) DIDR AIN1D AIN0D 149			-								
0x00 (0x20) Reserved	0x01 (0x21)	DIDR	-	-	-	-	-	-	AIN1D	AIN0D	149
	0x00 (0x20)	Reserved	-	-	-	-	-	-	-	-	

- Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 - 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
 - Some of the status flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such status flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
 - 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses.





Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND L	OGIC INSTRUCTIONS	<u>S</u>	-	-	
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	$Rdh:RdI \leftarrow Rdh:RdI + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K Rd, Rr	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd v Rr$	Z,N,V	1
OR	,	Logical OR Registers		Z,N,V	-
ORI	Rd, K Rd, Rr	Logical OR Register and Constant	$Rd \leftarrow Rd \lor K$	Z,N,V	1
COM	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$ $Rd \leftarrow 0xFF - Rd$	Z,N,V Z,C,N,V	1
		One's Complement			1
NEG SBR	Rd Rd,K	Two's Complement	$Rd \leftarrow 0x00 - Rd$ $Rd \leftarrow Rd v K$	Z,C,N,V,H Z,N,V	1
CBR	Rd,K	Set Bit(s) in Register Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V Z,N,V	1
INC	Rd		, ,	Z,N,V Z,N,V	1
DEC	Rd	Increment Decrement	$Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$	Z,N,V Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V Z,N,V	1
CLR	Rd			Z,N,V Z,N,V	1
SER	Rd	Clear Register	$\begin{array}{l} Rd \leftarrow Rd \oplus Rd \\ \\ Rd \leftarrow 0xFF \end{array}$		1
BRANCH INSTRUC		Set Register	Ru ← 0xFF	None	
	k	Deletive lump		None	0
RJMP IJMP	ĸ	Relative Jump Indirect Jump to (Z)	$PC \leftarrow PC + k + 1$ $PC \leftarrow Z$		2
RCALL	k	Relative Subroutine Call	$PC \leftarrow 2$ $PC \leftarrow PC + k + 1$	None None	3
	ĸ		$PC \leftarrow Z$		3
ICALL RET		Indirect Call to (Z)		None	4
RETI		Subroutine Return Interrupt Return	$PC \leftarrow STACK$ $PC \leftarrow STACK$	None	4
	Rd,Rr			Nene	-
CPSE CP	Rd,Rr	Compare, Skip if Equal Compare	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$ Rd – Rr	None Z, N,V,C,H	1/2/3 1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Bd - K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if $(P(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(\text{SREG}(s) = 1)$ then $\text{PC} \leftarrow \text{PC} + k + 1$	None	1/2/3
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC+k + 1$	None	1/2
BREQ	k k	Branch if Equal	if $(Z = 1)$ then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if $(C = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if $(N = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if $(N \oplus V= 1)$ then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if $(V = 1)$ then PC \leftarrow PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if $(V = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (1 = 0) then PC \leftarrow PC + k + 1	None	1/2
BIT AND BIT-TEST					1/2
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LOL					
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1

ATtiny2313/V

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1
SEI		Global Interrupt Enable	← 1		1
CLI		Global Interrupt Disable	1 ← 0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	v	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	T	1
CLT		Clear T in SREG		T	
SEH			T ← 0 H ← 1	H	1
CLH		Set Half Carry Flag in SREG Clear Half Carry Flag in SREG		H	1
	NOTPHOTIONO	Clear Hair Carry Flag III Shed	n∈o	П	I
DATA TRANSFER I		Maria Datasan Dasistana	Dd Dr	News	1
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1$, (X) $\leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, (Z) $\leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL INS					
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
		-			
BREAK		Break	For On-chip Debug Only	None	N/A





Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package ⁽¹⁾	Operation Range
10 ⁽³⁾		ATtiny2313V-10PI	20P3	Industrial (-40°C to 85°C)
	1.8 - 5.5V	ATtiny2313V-10PJ ⁽²⁾	20P3	
		ATtiny2313V-10SI	20S	
		ATtiny2313V-10SJ ⁽²⁾	20S	
20 ⁽³⁾	2.7 - 5.5V	ATtiny2313-20PI	20P3	
		ATtiny2313-20PJ ⁽²⁾	20P3	Industrial
		ATtiny2313-20SI	20S	(-40°C to 85°C)
		ATtiny2313-20SJ ⁽²⁾	20S	

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.


2. Pb-free packaging alternative.

3. See Figure 81 on page 177 and Figure 82 on page 177.

Package Type			
20P3	20-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)		
20S	20-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)		


Packaging Information

20P3









Errata

The revision in this section refers to the revision of the ATtiny2313 device.

ATtiny2313 Rev B

- Wrong values read after Erase Only operation
- Parallel Programming does not work
- Watchdog Timer Interrupt disabled
- 1. Wrong values read after Erase Only operation

At supply voltages below 2.7 V, an EEPROM location that is erased by the Erase Only operation may read as programmed (0x00).

Problem Fix/Workaround

If it is necessary to read an EEPROM location after Erase Only, use an Atomic Write operation with 0xFF as data in order to erase a location. In any case, the Write Only operation can be used as intended. Thus no special considerations are needed as long as the erased location is not read before it is programmed.

2. Parallel Programming does not work

Parallel Programming is not functioning correctly. Because of this, reprogramming of the device is impossible if one of the following modes are selected:

- In-System Programming disabled (SPIEN unprogrammed)
- Reset Disabled (RSTDISBL programmed)

Problem Fix/Workaround

Serial Programming is still working correctly. By avoiding the two modes above, the device can be reprogrammed serially.

3. Watchdog Timer Interrupt disabled

If the watchdog timer interrupt flag is not cleared before a new timeout occurs, the watchdog will be disabled, and the interrupt flag will automatically be cleared. This is only applicable in interrupt only mode. If the Watchdog is configured to reset the device in the watchdog time-out following an interrupt, the device works correctly.

Problem fix / Workaround

Make sure there is enough time to always service the first timeout event before a new watchdog timeout occurs. This is done by selecting a long enough time-out period.

ATtiny2313 Rev A Revision A has not been sampled.





Datasheet Change Log for ATtiny2313

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

Changes from Rev.		
2514D-03/04 to Rev.	1.	Speed Grades changed
2514E-04/04		- 12MHz to 10MHz
		- 24MHz to 20MHz
	2.	Updated Figure 1 on page 2.
	3.	Updated "Ordering Information" on page 10.
	4.	Updated "Maximum Speed vs. VCC" on page 177.
Changes from Rev.		
2514C-12/03 to Rev.	1.	Updated Table 2 on page 22.
2514D-03/04	1. 2.	Replaced "Watchdog Timer" on page 38.
23140-03/04	2. 3.	
		Added "Maximum Speed vs. VCC" on page 177.
	4.	"Serial Programming Algorithm" on page 171 updated.
	5.	Changed mA to μ A in preliminary Figure 110 on page 192.
	6.	"Ordering Information" on page 10 updated.
	-	MLF package option removed
	7.	Package drawing "20P3" on page 11 updated.
	8.	Updated C-code examples.
	9.	Renamed instances of SPMEN to SELFPRGEN, Self Programming Enable.
Changes from Rev.		
2514B-09/03 to Rev.	1.	Updated "Calibrated Internal RC Oscillator" on page 24.
2514C-12/03		
Changes from Rev.		
2514A-09/03 to Rev. 2514B-09/03	1.	Fixed typo from UART to USART and updated Speed Grades and Power Consumption Estimates in "Features" on page 1.
	2.	Updated "Pin Configurations" on page 2.
	3.	Updated Table 15 on page 33 and Table 80 on page 176.
	4.	Updated item 5 in "Serial Programming Algorithm" on page 171.
	5.	Updated "Electrical Characteristics" on page 175.
	6.	Updated Figure 81 on page 177 and added Figure 82 on page 177.
	7.	Changed SFIOR to GTCCR in "Register Summary" on page 6.
	8.	Updated "Ordering Information" on page 10.
	9.	Added new errata in "Errata" on page 13.



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743 **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2004. All rights reserved. Atmel[®] and combinations thereof, AVR[®], and AVR Studio[®] are the registered trademarks of Atmel Corporation or its subsidiaries. Microsoft[®], Windows[®], Windows NT[®], and Windows XP[®] are the registered trademarks of Microsoft Corporation. Other terms and product names may be the trademarks of others

