



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M3   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 180MHz  |
| Connectivity               | CANbus, EBI/EMI, I²C, IrDA, Microwire, MMC/SD, SPI, SSI, SSP, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, DMA, I²S, POR, WDT  |
| Number of I/O              | 49  |
| Program Memory Size        | -   |
| Program Memory Type        | ROMless   |
| EEPROM Size                | -   |
| RAM Size                   | 136K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 3.6V   |
| Data Converters            | A/D 4x10b; D/A 1x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-TFBGA   |
| Supplier Device Package    | 100-TFBGA (9x9)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc18s10fet100e">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc18s10fet100e</a> |

**Table 3. Pin description ...continued**LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See [Table 2](#).

| Symbol | LBGA256 | TFBGA180 | TFBGA100 | LQFP144 |     | Reset state<br>[1] | Type | Description  |
|--------|---------|----------|----------|---------|-----|--------------------|------|--|
| P2_5   | K14     | J12      | D10      | 91      | [3] | N; PU              | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | I    | CTIN_2 — SCTimer/PWM input 2. Capture input 2 of timer 0.  |
|        |         |          |          |         |     |                    | I    | USB1_VBUS — Monitors the presence of USB1 bus power.<br><b>Note:</b> This signal must be HIGH for USB reset to occur.                          |
|        |         |          |          |         |     |                    | I    | ADCTRIG1 — ADC trigger input 1.  |
|        |         |          |          |         |     |                    | I/O  | GPIO5[5] — General purpose digital input/output pin.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | O    | T3_MAT2 — Match output 2 of timer 3.   |
|        |         |          |          |         |     |                    | O    | USB0_IND0 — USB0 port indicator LED control output 0.  |
| P2_6   | K16     | J14      | G9       | 95      | [2] | N; PU              | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | I/O  | U0_DIR — RS-485/EIA-485 output enable/direction control for USART0.  |
|        |         |          |          |         |     |                    | I/O  | EMC_A10 — External memory address line 10.   |
|        |         |          |          |         |     |                    | O    | USB0_IND0 — USB0 port indicator LED control output 0.  |
|        |         |          |          |         |     |                    | I/O  | GPIO5[6] — General purpose digital input/output pin.   |
|        |         |          |          |         |     |                    | I    | CTIN_7 — SCTimer/PWM input 7.  |
|        |         |          |          |         |     |                    | I    | T3_CAP3 — Capture input 3 of timer 3.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
| P2_7   | H14     | G12      | C10      | 96      | [2] | N; PU              | I/O  | GPIO0[7] — General purpose digital input/output pin. ISP entry pin. If this pin is pulled LOW at reset, the part enters ISP mode using USART0. |
|        |         |          |          |         |     |                    | O    | CTOUT_1 — SCTimer/PWM output 1. Match output 3 of timer 3.   |
|        |         |          |          |         |     |                    | I/O  | U3_UCLK — Serial clock input/output for USART3 in synchronous mode.  |
|        |         |          |          |         |     |                    | I/O  | EMC_A9 — External memory address line 9.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | O    | T3_MAT3 — Match output 3 of timer 3.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |

**Table 3.** Pin description ...continuedLCD, Ethernet, USB0, and USB1 functions are not available on all parts. See [Table 2](#).

| Symbol | LBGA256 | TFBGA180 | TFBGA100 | LQFP144 |     | Reset state<br>[1] | Type | Description  |
|--------|---------|----------|----------|---------|-----|--------------------|------|--|
| P4_3   | C2      | B2       | -        | 7       | [5] | N; PU              | I/O  | <b>GPIO2[3]</b> — General purpose digital input/output pin.                |
|        |         |          |          |         |     |                    | O    | <b>CTOUT_3</b> — SCTimer/PWM output 3. Match output 3 of timer 0.          |
|        |         |          |          |         |     |                    | O    | <b>LCD_VD2</b> — LCD data.   |
|        |         |          |          |         |     |                    | -    | <b>R</b> — Function reserved.  |
|        |         |          |          |         |     |                    | -    | <b>R</b> — Function reserved.  |
|        |         |          |          |         |     |                    | O    | <b>LCD_VD21</b> — LCD data.  |
|        |         |          |          |         |     |                    | I/O  | <b>U3_BAUD</b> — Baud pin for USART3.                                      |
|        |         |          |          |         |     |                    | -    | <b>R</b> — Function reserved.  |
| P4_4   | B1      | A1       | -        | 9       | [5] | N; PU              | I/O  | <b>GPIO2[4]</b> — General purpose digital input/output pin.                |
|        |         |          |          |         |     |                    | O    | <b>CTOUT_2</b> — SCTimer/PWM output 2. Match output 2 of timer 0.          |
|        |         |          |          |         |     |                    | O    | <b>LCD_VD1</b> — LCD data.   |
|        |         |          |          |         |     |                    | -    | <b>R</b> — Function reserved.  |
|        |         |          |          |         |     |                    | -    | <b>R</b> — Function reserved.  |
|        |         |          |          |         |     |                    | O    | <b>LCD_VD20</b> — LCD data.  |
|        |         |          |          |         |     |                    | I/O  | <b>U3_DIR</b> — RS-485/EIA-485 output enable/direction control for USART3. |
|        |         |          |          |         |     |                    | -    | <b>R</b> — Function reserved.  |
| P4_5   | D2      | C2       | -        | 10      | [2] | N; PU              | I/O  | <b>GPIO2[5]</b> — General purpose digital input/output pin.                |
|        |         |          |          |         |     |                    | O    | <b>CTOUT_5</b> — SCTimer/PWM output 5. Match output 3 of timer 3.          |
|        |         |          |          |         |     |                    | O    | <b>LCD_FP</b> — Frame pulse (STN). Vertical synchronization pulse (TFT).   |
|        |         |          |          |         |     |                    | -    | <b>R</b> — Function reserved.  |
|        |         |          |          |         |     |                    | -    | <b>R</b> — Function reserved.  |
|        |         |          |          |         |     |                    | -    | <b>R</b> — Function reserved.  |
|        |         |          |          |         |     |                    | -    | <b>R</b> — Function reserved.  |
|        |         |          |          |         |     |                    | -    | <b>R</b> — Function reserved.  |

**Table 3. Pin description ...continued**LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See [Table 2](#).

| Symbol | LBGA256 | TFBGA180 | TFBGA100 | LQFP144 |     | Reset state<br>[1] | Type | Description  |
|--------|---------|----------|----------|---------|-----|--------------------|------|--|
| P6_6   | L14     | K12      | -        | 83      | [2] | N; PU              | I/O  | <b>GPIO0[5]</b> — General purpose digital input/output pin.  |
|        |         |          |          |         |     |                    | O    | <b>EMC_BLS1</b> — LOW active Byte Lane select signal 1.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | I    | <b>USB0_PWR_FAULT</b> — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition). |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | I    | <b>T2_CAP3</b> — Capture input 3 of timer 2.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
| P6_7   | J13     | H11      | -        | 85      | [2] | N; PU              | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | I/O  | <b>EMC_A15</b> — External memory address line 15.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | O    | <b>USB0_IND1</b> — USB0 port indicator LED control output 1.   |
|        |         |          |          |         |     |                    | I/O  | <b>GPIO5[15]</b> — General purpose digital input/output pin.   |
|        |         |          |          |         |     |                    | O    | <b>T2_MAT0</b> — Match output 0 of timer 2.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
| P6_8   | H13     | F12      | -        | 86      | [2] | N; PU              | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | I/O  | <b>EMC_A14</b> — External memory address line 14.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | O    | <b>USB0_IND0</b> — USB0 port indicator LED control output 0.   |
|        |         |          |          |         |     |                    | I/O  | <b>GPIO5[16]</b> — General purpose digital input/output pin.   |
|        |         |          |          |         |     |                    | O    | <b>T2_MAT1</b> — Match output 1 of timer 2.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
| P6_9   | J15     | H13      | F8       | 97      | [2] | N; PU              | I/O  | <b>GPIO3[5]</b> — General purpose digital input/output pin.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | O    | <b>EMC_DYCS0</b> — SDRAM chip select 0.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | O    | <b>T2_MAT2</b> — Match output 2 of timer 2.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |

**Table 3. Pin description ...continued**LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See [Table 2](#).

| Symbol | LBGA256 | TFBGA180 | TFBGA100 | LQFP144 |     | Reset state<br>[1] | Type | Description  |
|--------|---------|----------|----------|---------|-----|--------------------|------|--|
| P6_10  | H15     | G13      | -        | 100     | [2] | N; PU              | I/O  | <b>GPIO3[6]</b> — General purpose digital input/output pin.          |
|        |         |          |          |         |     |                    | O    | <b>MCABORT</b> — Motor control PWM, LOW-active fast abort.           |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | O    | <b>EMC_DQMOUT1</b> — Data mask 1 used with SDRAM and static devices. |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
| P6_11  | H12     | F11      | C9       | 101     | [2] | N; PU              | I/O  | <b>GPIO3[7]</b> — General purpose digital input/output pin.          |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | O    | <b>EMC_CKEOUT0</b> — SDRAM clock enable 0.                           |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | O    | <b>T2_MAT3</b> — Match output 3 of timer 2.                          |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
| P6_12  | G15     | F13      | -        | 103     | [2] | N; PU              | I/O  | <b>GPIO2[8]</b> — General purpose digital input/output pin.          |
|        |         |          |          |         |     |                    | O    | <b>CTOUT_7</b> — SCTimer/PWM output 7. Match output 3 of timer 1.    |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | O    | <b>EMC_DQMOUT0</b> — Data mask 0 used with SDRAM and static devices. |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
| P7_0   | B16     | B14      | -        | 110     | [2] | N; PU              | I/O  | <b>GPIO3[8]</b> — General purpose digital input/output pin.          |
|        |         |          |          |         |     |                    | O    | <b>CTOUT_14</b> — SCTimer/PWM output 14. Match output 2 of timer 3.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | O    | <b>LCD_LE</b> — Line end signal.                                     |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |

**Table 3. Pin description ...continued**LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See [Table 2](#).

| Symbol | LBGA256 | TFBGA180 | TFBGA100 | LQFP144 |     | Reset state<br>[1] | Type | Description  |
|--------|---------|----------|----------|---------|-----|--------------------|------|--|
| PC_11  | L5      | -        | -        | -       | [2] | N; PU              | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | I    | <b>USB1_ULPI_DIR</b> — ULPI link DIR signal. Controls the ULP data line direction.   |
|        |         |          |          |         |     |                    | I    | <b>U1_DCD</b> — Data Carrier Detect input for UART1.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | I/O  | <b>GPIO6[10]</b> — General purpose digital input/output pin.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | I/O  | <b>SD_DAT4</b> — SD/MMC data bus line 4.   |
| PC_12  | L6      | -        | -        | -       | [2] | N; PU              | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | O    | <b>U1_DTR</b> — Data Terminal Ready output for UART1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART1.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | I/O  | <b>GPIO6[11]</b> — General purpose digital input/output pin.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | I/O  | <b>I2S0_TX_SDA</b> — I <sup>2</sup> S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the I <sup>2</sup> S-bus specification. |
|        |         |          |          |         |     |                    | I/O  | <b>SD_DAT5</b> — SD/MMC data bus line 5.   |
| PC_13  | M1      | -        | -        | -       | [2] | N; PU              | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | O    | <b>U1_TXD</b> — Transmitter output for UART1.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | I/O  | <b>GPIO6[12]</b> — General purpose digital input/output pin.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | I/O  | <b>I2S0_TX_WS</b> — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the I <sup>2</sup> S-bus specification.                |
|        |         |          |          |         |     |                    | I/O  | <b>SD_DAT6</b> — SD/MMC data bus line 6.   |
| PC_14  | N1      | -        | -        | -       | [2] | N; PU              | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | I    | <b>U1_RXD</b> — Receiver input for UART1.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | I/O  | <b>GPIO6[13]</b> — General purpose digital input/output pin.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.   |
|        |         |          |          |         |     |                    | O    | <b>ENET_TX_ER</b> — Ethernet Transmit Error (MII interface).   |
|        |         |          |          |         |     |                    | I/O  | <b>SD_DAT7</b> — SD/MMC data bus line 7.   |

**Table 3. Pin description ...continued**LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See [Table 2](#).

| Symbol | LBGA256 | TFBGA180 | TFBGA100 | LQFP144 |     | Reset state<br>[1] | Type | Description  |
|--------|---------|----------|----------|---------|-----|--------------------|------|--|
| PD_16  | R14     | P12      | -        | -       | [2] | N; PU              | -    | R — Function reserved.                                       |
|        |         |          |          |         |     |                    | -    | R — Function reserved.                                       |
|        |         |          |          |         |     |                    | I/O  | EMC_A16 — External memory address line 16.                   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.                                       |
|        |         |          |          |         |     |                    | I/O  | GPIO6[30] — General purpose digital input/output pin.        |
|        |         |          |          |         |     |                    | O    | SD_VOLT2 — SD/MMC bus voltage select output 2.               |
|        |         |          |          |         |     |                    | O    | CTOUT_12 — SCTimer/PWM output 12. Match output 3 of timer 3. |
|        |         |          |          |         |     |                    | -    | R — Function reserved.                                       |
| PE_0   | P14     | N12      | -        | -       | [2] | N; PU              | -    | R — Function reserved.                                       |
|        |         |          |          |         |     |                    | -    | R — Function reserved.                                       |
|        |         |          |          |         |     |                    | -    | R — Function reserved.                                       |
|        |         |          |          |         |     |                    | I/O  | EMC_A18 — External memory address line 18.                   |
|        |         |          |          |         |     |                    | I/O  | GPIO7[0] — General purpose digital input/output pin.         |
|        |         |          |          |         |     |                    | O    | CAN1_TD — CAN1 transmitter output.                           |
|        |         |          |          |         |     |                    | -    | R — Function reserved.                                       |
|        |         |          |          |         |     |                    | -    | R — Function reserved.                                       |
| PE_1   | N14     | M12      | -        | -       | [2] | N; PU              | -    | R — Function reserved.                                       |
|        |         |          |          |         |     |                    | -    | R — Function reserved.                                       |
|        |         |          |          |         |     |                    | -    | R — Function reserved.                                       |
|        |         |          |          |         |     |                    | I/O  | EMC_A19 — External memory address line 19.                   |
|        |         |          |          |         |     |                    | I/O  | GPIO7[1] — General purpose digital input/output pin.         |
|        |         |          |          |         |     |                    | I    | CAN1_RD — CAN1 receiver input.                               |
|        |         |          |          |         |     |                    | -    | R — Function reserved.                                       |
|        |         |          |          |         |     |                    | -    | R — Function reserved.                                       |
| PE_2   | M14     | L12      | -        | -       | [2] | N; PU              | I    | ADCTRIGO — ADC trigger input 0.                              |
|        |         |          |          |         |     |                    | I    | CAN0_RD — CAN receiver input.                                |
|        |         |          |          |         |     |                    | -    | R — Function reserved.                                       |
|        |         |          |          |         |     |                    | I/O  | EMC_A20 — External memory address line 20.                   |
|        |         |          |          |         |     |                    | I/O  | GPIO7[2] — General purpose digital input/output pin.         |
|        |         |          |          |         |     |                    | -    | R — Function reserved.                                       |
|        |         |          |          |         |     |                    | -    | R — Function reserved.                                       |
|        |         |          |          |         |     |                    | -    | R — Function reserved.                                       |

**Table 3. Pin description ...continued**LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See [Table 2](#).

| Symbol | LBGA256 | TFBGA180 | TFBGA100 | LQFP144 |     | Reset state<br>[1] | Type | Description   |
|--------|---------|----------|----------|---------|-----|--------------------|------|---|
| PF_9   | D6      | -        | -        | -       | [5] | N; PU              | -    | R — Function reserved.  |
|        |         |          |          |         |     |                    | I/O  | U0_DIR — RS-485/EIA-485 output enable/direction control for USART0.   |
|        |         |          |          |         |     |                    | O    | CTOUT_1 — SCTimer/PWM output 1. Match output 3 of timer 3.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.  |
|        |         |          |          |         |     |                    | I/O  | GPIO7[23] — General purpose digital input/output pin.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.  |
|        |         |          |          |         |     |                    | AI   | ADC1_2 — ADC1 and ADC0, input channel 2. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC. |
| PF_10  | A3      | -        | -        | -       | [5] | N; PU              | -    | R — Function reserved.  |
|        |         |          |          |         |     |                    | O    | U0_TXD — Transmitter output for USART0.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.  |
|        |         |          |          |         |     |                    | I/O  | GPIO7[24] — General purpose digital input/output pin.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.  |
|        |         |          |          |         |     |                    | I    | SD_WP — SD/MMC card write protect input.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.  |
|        |         |          |          |         |     |                    | AI   | ADC0_5 — ADC0 and ADC1, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC. |
| PF_11  | A2      | -        | -        | -       | [5] | N; PU              | -    | R — Function reserved.  |
|        |         |          |          |         |     |                    | I    | U0_RXD — Receiver input for USART0.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.  |
|        |         |          |          |         |     |                    | I/O  | GPIO7[25] — General purpose digital input/output pin.   |
|        |         |          |          |         |     |                    | -    | R — Function reserved.  |
|        |         |          |          |         |     |                    | O    | SD_VOLT2 — SD/MMC bus voltage select output 2.  |
|        |         |          |          |         |     |                    | -    | R — Function reserved.  |
|        |         |          |          |         |     |                    | AI   | ADC1_5 — ADC1 and ADC0, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC. |

**Table 3.** Pin description ...continuedLCD, Ethernet, USB0, and USB1 functions are not available on all parts. See [Table 2](#).

| Symbol            | LBGA256 | TFBGA180 | TFBGA100 | LQFP144 |     | Reset state<br>[1] | Type | Description  |
|-------------------|---------|----------|----------|---------|-----|--------------------|------|--|
| <b>Clock pins</b> |         |          |          |         |     |                    |      |  |
| CLK0              | N5      | M4       | K3       | 45      | [4] | O; PU              | O    | <b>EMC_CLK0</b> — SDRAM clock 0.   |
|                   |         |          |          |         |     |                    | O    | <b>CLKOUT</b> — Clock output pin.  |
|                   |         |          |          |         |     |                    | -    | R — Function reserved.   |
|                   |         |          |          |         |     |                    | -    | R — Function reserved.   |
|                   |         |          |          |         |     |                    | I/O  | <b>SD_CLK</b> — SD/MMC card clock.   |
|                   |         |          |          |         |     |                    | O    | <b>EMC_CLK01</b> — SDRAM clock 0 and clock 1 combined.   |
|                   |         |          |          |         |     |                    | I/O  | <b>SSP1_SCK</b> — Serial clock for SSP1.   |
|                   |         |          |          |         |     |                    | I    | <b>ENET_TX_CLK (ENET_REF_CLK)</b> — Ethernet Transmit Clock (MII interface) or Ethernet Reference Clock (RMII interface).  |
| CLK1              | T10     | -        | -        | -       | [4] | O; PU              | O    | <b>EMC_CLK1</b> — SDRAM clock 1.   |
|                   |         |          |          |         |     |                    | O    | <b>CLKOUT</b> — Clock output pin.  |
|                   |         |          |          |         |     |                    | -    | R — Function reserved.   |
|                   |         |          |          |         |     |                    | -    | R — Function reserved.   |
|                   |         |          |          |         |     |                    | -    | R — Function reserved.   |
|                   |         |          |          |         |     |                    | O    | <b>CGU_OUT0</b> — CGU spare clock output 0.  |
|                   |         |          |          |         |     |                    | -    | R — Function reserved.   |
|                   |         |          |          |         |     |                    | O    | <b>I2S1_TX_MCLK</b> — I <sup>2</sup> S transmit master clock.  |
| CLK2              | D14     | P10      | K6       | 99      | [4] | O; PU              | O    | <b>EMC_CLK3</b> — SDRAM clock 3.   |
|                   |         |          |          |         |     |                    | O    | <b>CLKOUT</b> — Clock output pin.  |
|                   |         |          |          |         |     |                    | -    | R — Function reserved.   |
|                   |         |          |          |         |     |                    | -    | R — Function reserved.   |
|                   |         |          |          |         |     |                    | I/O  | <b>SD_CLK</b> — SD/MMC card clock.   |
|                   |         |          |          |         |     |                    | O    | <b>EMC_CLK23</b> — SDRAM clock 2 and clock 3 combined.   |
|                   |         |          |          |         |     |                    | O    | <b>I2S0_TX_MCLK</b> — I <sup>2</sup> S transmit master clock.  |
|                   |         |          |          |         |     |                    | I/O  | <b>I2S1_RX_SCK</b> — Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I <sup>2</sup> S-bus specification. |
| CLK3              | P12     | -        | -        | -       | [4] | O; PU              | O    | <b>EMC_CLK2</b> — SDRAM clock 2.   |
|                   |         |          |          |         |     |                    | O    | <b>CLKOUT</b> — Clock output pin.  |
|                   |         |          |          |         |     |                    | -    | R — Function reserved.   |
|                   |         |          |          |         |     |                    | -    | R — Function reserved.   |
|                   |         |          |          |         |     |                    | -    | R — Function reserved.   |
|                   |         |          |          |         |     |                    | O    | <b>CGU_OUT1</b> — CGU spare clock output 1.  |
|                   |         |          |          |         |     |                    | -    | R — Function reserved.   |
|                   |         |          |          |         |     |                    | I/O  | <b>I2S1_RX_SCK</b> — Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I <sup>2</sup> S-bus specification. |

**Table 3.** Pin description ...continuedLCD, Ethernet, USB0, and USB1 functions are not available on all parts. See [Table 2](#).

| Symbol               | LBGA256   | TFBGA180 | TFBGA100 | LQFP144                 |      | Reset state<br>[1] | Type | Description    |
|----------------------|---|----------|----------|-------------------------|------|--------------------|------|----------------|
| VSSIO                | C4,<br>D13,<br>G6,<br>G7,<br>G8,<br>H8,<br>H9,<br>J8,<br>J9,<br>K9,<br>K10,<br>M13,<br>P7,<br>P13 | -        | -        | 4,<br>40,<br>76,<br>109 | [13] | -                  | -    | Ground.        |
| VSSA                 | B2  | A3       | C2       | 135                     |      | -                  | -    | Analog ground. |
| <b>Not connected</b> |   |          |          |                         |      |                    |      |                |
| -                    | B9  | B8       | -        | -                       | -    | -                  | -    | n.c.           |

- [1] N = neutral, input buffer disabled; no extra VDDIO current consumption if the input is driven midway between supplies; set the EZI bit in the SFS register to enable the input buffer; I = input; OL = output driving LOW; OH = output driving HIGH; AI/O = analog input/output; IA = inactive; PU = pull-up enabled (weak pull-up resistor pulls up pin to VDDIO); F = floating. Reset state reflects the pin state at reset without boot code operation.
- [2] 5 V tolerant pad with 15 ns glitch filter (5 V tolerant if VDDIO present; if VDDIO not present, do not exceed 3.6 V); provides digital I/O functions with TTL levels and hysteresis; normal drive strength (see [Figure 44](#)).
- [3] 5 V tolerant pad with 15 ns glitch filter (5 V tolerant if VDDIO present; if VDDIO not present, do not exceed 3.6 V); provides digital I/O functions with TTL levels, and hysteresis; high drive strength (see [Figure 44](#)).
- [4] 5 V tolerant pad with 15 ns glitch filter (5 V tolerant if VDDIO present; if VDDIO not present, do not exceed 3.6 V); provides high-speed digital I/O functions with TTL levels and hysteresis (see [Figure 44](#)).
- [5] 5 V tolerant pad providing digital I/O functions (with TTL levels and hysteresis) and analog input or output (5 V tolerant if VDDIO present; if VDDIO not present, do not exceed 3.6 V). When configured as an ADC input or DAC output, the pin is not 5 V tolerant and the digital section of the pad must be disabled by setting the pin to an input function and disabling the pull-up resistor through the pin's SFSP register.
- [6] 5 V tolerant transparent analog pad.
- [7] For maximum load  $C_L = 6.5 \mu\text{F}$  and maximum pull-down resistance  $R_{pd} = 80 \text{ k}\Omega$ , the VBUS signal takes about 2 s to fall from VBUS = 5 V to VBUS = 0.2 V when it is no longer driven.
- [8] Transparent analog pad. Not 5 V tolerant.
- [9] Pad provides USB functions. It is designed in accordance with the USB specification, revision 2.0 (Full-speed and Low-speed mode only).
- [10] Open-drain 5 V tolerant digital I/O pad, compatible with I<sup>2</sup>C-bus Fast Mode Plus specification. This pad requires an external pull-up to provide output functionality. When power is switched off, this pin connected to the I<sup>2</sup>C-bus is floating and does not disturb the I<sup>2</sup>C lines.
- [11] 5 V tolerant pad with 20 ns glitch filter; provides digital I/O functions with open-drain output and hysteresis (see [Figure 45](#)).
- [12] If not pinned out, VPP is internally connected to VDDIO.
- [13] On the TFBGA100 package, VSS is internally connected to VSSIO.

### 7.5.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but can have several interrupt flags. Individual interrupt flags can also represent more than one interrupt source.

## 7.6 Event router

The event router combines various internal signals, interrupts, and the external interrupt pins (WAKEUP[3:0]) to create an interrupt in the NVIC, if enabled. In addition, the event router creates a wake-up signal to the ARM core and the CCU for waking up from Sleep, Deep-sleep, Power-down, and Deep power-down modes. Individual events can be configured as edge or level sensitive and can be enabled or disabled in the event router. The event router can be battery powered.

The following events if enabled in the event router can create a wake-up signal from sleep, deep-sleep, power-down, and deep power-down modes and/or create an interrupt:

- External pins WAKEUP0/1/2/3 and RESET
- Alarm timer, RTC (32 kHz oscillator running)

The following events if enabled in the event router can create a wake-up signal from sleep mode only and/or create an interrupt:

- WWDT, BOD interrupts
- C\_CAN0/1 and QEI interrupts
- Ethernet, USB0, USB1 signals
- Selected outputs of combined timers (SCTimer/PWM and timer0/1/3)

**Remark:** Any interrupt can wake up the ARM Cortex-M3 from sleep mode if enabled in the NVIC.

## 7.7 Global Input Multiplexer Array (GIMA)

The GIMA routes internal and external signals to event-driven peripheral targets like the SCTimer/PWM, timers, event router, or the ADCs.

### 7.7.1 Features

- Single selection of a source.
- Signal inversion.
- Can capture a pulse if the input event source is faster than the target clock.
- Synchronization of input event and target clock.
- Single-cycle pulse generation for target.

## 7.8 On-chip static RAM

The LPC18S50/S30/S10 support up to 200 kB SRAM with separate bus master access for higher throughput and individual power control for low-power operation.




Fig 8. LPC18S50/S30/S10 Memory mapping (peripherals)

#### 7.14.1.1 Features

- Maximum UART data bit rate of 8 MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Equipped with standard modem interface signals. This module also provides full support for hardware flow control (auto-CTS/RTS).
- Support for RS-485/9-bit/EIA-485 mode (UART1).
- DMA support.

#### 7.14.2 USART

**Remark:** The LPC18S50/S30/S10 contain three USARTs. In addition to standard transmit and receive data lines, the USARTs support a synchronous mode and a smart card mode.

The USARTs include a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

#### 7.14.2.1 Features

- Maximum UART data bit rate of 8 MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit/EIA-485 mode.
- USART3 includes an IrDA mode to support infrared communication.
- All USARTs have DMA support.
- Support for synchronous mode at a data bit rate of up to 8 Mbit/s.
- Smart card mode conforming to ISO7816 specification


#### 7.14.3 SSP serial I/O controller

**Remark:** The LPC18S50/S30/S10 contain two SSP controllers.

The SSP controller can operate on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full-duplex

**Table 10. Static characteristics ...continued** $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  unless otherwise specified.

| Symbol  | Parameter                               | Conditions   |      | Min | Typ <sup>[1]</sup> | Max | Unit |
|---|---|--|------|-----|--------------------|-----|------|
| I/O pins - high drive strength: standard drive mode   |   |  |      |     |                    |     |      |
| I <sub>OH</sub>                                       | HIGH-level output current               | V <sub>OH</sub> = V <sub>DD(IO)</sub> – 0.4 V                              |      | -4  | -                  | -   | mA   |
| I <sub>OL</sub>                                       | LOW-level output current                | V <sub>OL</sub> = 0.4 V  |      | 4   | -                  | -   | mA   |
| I <sub>OHS</sub>                                      | HIGH-level short-circuit output current | drive HIGH; connected to ground  | [12] | -   | -                  | 32  | mA   |
| I <sub>OLS</sub>                                      | LOW-level short-circuit output current  | drive LOW; connected to V <sub>DD(IO)</sub>                                | [12] | -   | -                  | 32  | mA   |
| I/O pins - high drive strength: medium drive mode     |   |  |      |     |                    |     |      |
| I <sub>OH</sub>                                       | HIGH-level output current               | V <sub>OH</sub> = V <sub>DD(IO)</sub> – 0.4 V                              |      | -8  | -                  | -   | mA   |
| I <sub>OL</sub>                                       | LOW-level output current                | V <sub>OL</sub> = 0.4 V  |      | 8   | -                  | -   | mA   |
| I <sub>OHS</sub>                                      | HIGH-level short-circuit output current | drive HIGH; connected to ground  | [12] | -   | -                  | 65  | mA   |
| I <sub>OLS</sub>                                      | LOW-level short-circuit output current  | drive LOW; connected to V <sub>DD(IO)</sub>                                | [12] | -   | -                  | 63  | mA   |
| I/O pins - high drive strength: high drive mode       |   |  |      |     |                    |     |      |
| I <sub>OH</sub>                                       | HIGH-level output current               | V <sub>OH</sub> = V <sub>DD(IO)</sub> – 0.4 V                              |      | -14 | -                  | -   | mA   |
| I <sub>OL</sub>                                       | LOW-level output current                | V <sub>OL</sub> = 0.4 V  |      | 14  | -                  | -   | mA   |
| I <sub>OHS</sub>                                      | HIGH-level short-circuit output current | drive HIGH; connected to ground  | [12] | -   | -                  | 113 | mA   |
| I <sub>OLS</sub>                                      | LOW-level short-circuit output current  | drive LOW; connected to V <sub>DD(IO)</sub>                                | [12] | -   | -                  | 110 | mA   |
| I/O pins - high drive strength: ultra-high drive mode |   |  |      |     |                    |     |      |
| I <sub>OH</sub>                                       | HIGH-level output current               | V <sub>OH</sub> = V <sub>DD(IO)</sub> – 0.4 V                              |      | -20 | -                  | -   | mA   |
| I <sub>OL</sub>                                       | LOW-level output current                | V <sub>OL</sub> = 0.4 V  |      | 20  | -                  | -   | mA   |
| I <sub>OHS</sub>                                      | HIGH-level short-circuit output current | drive HIGH; connected to ground  | [12] | -   | -                  | 165 | mA   |
| I <sub>OLS</sub>                                      | LOW-level short-circuit output current  | drive LOW; connected to V <sub>DD(IO)</sub>                                | [12] | -   | -                  | 156 | mA   |
| I/O pins - high-speed                                 |   |  |      |     |                    |     |      |
| C <sub>I</sub>  | input capacitance                       |  |      | -   | -                  | 2   | pF   |
| I <sub>LL</sub>                                       | LOW-level leakage current               | V <sub>I</sub> = 0 V; on-chip pull-up resistor disabled                    |      | -   | 3                  | -   | nA   |
| I <sub>LH</sub>                                       | HIGH-level leakage current              | V <sub>I</sub> = V <sub>DD(IO)</sub> ; on-chip pull-down resistor disabled |      | -   | 3                  | -   | nA   |
|   |   | V <sub>I</sub> = 5 V   |      | -   | -                  | 20  | nA   |

**Fig 21. High-drive pins; typical LOW level output current  $I_{OL}$  versus LOW level output voltage  $V_{OL}$**

- [2] Simulated using 10 cm of 50  $\Omega$  PCB trace with 5 pF receiver input. Rise and fall times measured between 80 % and 20 % of the full output signal level.
- [3] The slew rate is configured in the system control block in the SFSP registers using the EHS bit. See the LPC18xx user manual.
- [4]  $C_L = 20$  pF. Rise and fall times measured between 90 % and 10 % of the full input signal level.
- [5] The drive modes are configured in the system control block in the SFSP registers using the EHD bit. See the LPC18xx user manual.

## 11.8 I<sup>2</sup>C-bus

**Table 20. Dynamic characteristic: I<sup>2</sup>C-bus pins**


$T_{amb} = -40$  °C to +85 °C; 2.2 V ≤  $V_{DD(REG)(3V3)}$  ≤ 3.6 V [1]

| Symbol       | Parameter                    |              | Conditions                  | Min                   | Max | Unit |
|--------------|------------------------------|--------------|-----------------------------|-----------------------|-----|------|
| $f_{SCL}$    | SCL clock frequency          |              | Standard-mode               | 0                     | 100 | kHz  |
|              |                              |              | Fast-mode                   | 0                     | 400 | kHz  |
|              |                              |              | Fast-mode Plus              | 0                     | 1   | MHz  |
| $t_f$        | fall time                    | [3][4][5][6] | of both SDA and SCL signals | -                     | 300 | ns   |
|              |                              |              | Standard-mode               |                       |     |      |
|              |                              |              | Fast-mode                   | $20 + 0.1 \times C_b$ | 300 | ns   |
| $t_{LOW}$    | LOW period of the SCL clock  |              | Fast-mode Plus              | -                     | 120 | ns   |
|              |                              |              | Standard-mode               | 4.7                   | -   | μs   |
|              |                              |              | Fast-mode                   | 1.3                   | -   | μs   |
| $t_{HIGH}$   | HIGH period of the SCL clock |              | Fast-mode Plus              | 0.5                   | -   | μs   |
|              |                              |              | Standard-mode               | 4.0                   | -   | μs   |
|              |                              |              | Fast-mode                   | 0.6                   | -   | μs   |
| $t_{HD;DAT}$ | data hold time               | [2][3][7]    | Fast-mode Plus              | 0.26                  | -   | μs   |
|              |                              |              | Standard-mode               | 0                     | -   | μs   |
|              |                              |              | Fast-mode                   | 0                     | -   | μs   |
| $t_{SU;DAT}$ | data set-up time             | [8][9]       | Fast-mode Plus              | 0                     | -   | μs   |
|              |                              |              | Standard-mode               | 250                   | -   | ns   |
|              |                              |              | Fast-mode                   | 100                   | -   | ns   |
|              |                              |              | Fast-mode Plus              | 50                    | -   | ns   |

- [1] Parameters are valid over operating temperature range unless otherwise specified. See the I<sup>2</sup>C-bus specification UM10204 for details.
- [2]  $t_{HD;DAT}$  is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.
- [3] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the  $V_{IH(min)}$  of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- [4]  $C_b$  = total capacitance of one bus line in pF. If mixed with Hs-mode devices, faster fall times are allowed.
- [5] The maximum  $t_f$  for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage  $t_f$  is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified  $t_f$ .
- [6] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.
- [7] The maximum  $t_{HD;DAT}$  could be 3.45 μs and 0.9 μs for Standard-mode and Fast-mode but must be less than the maximum of  $t_{VD;DAT}$  or  $t_{VD;ACK}$  by a transition time. This maximum must only be met if the device does not stretch the LOW period ( $t_{LOW}$ ) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
- [8]  $t_{SU;DAT}$  is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the acknowledge.

**Table 24. Dynamic characteristics: Static asynchronous external memory interface ...continued** $C_L = 22 \text{ pF}$  for EMC\_Dn  $C_L = 20 \text{ pF}$  for all others;  $T_{amb} = -40^\circ\text{C}$  to  $85^\circ\text{C}$ ;  $2.2 \text{ V} \leq V_{DD(\text{REG})/3V3} \leq 3.6 \text{ V}$ ;2.7 V  $\leq V_{DD(\text{IO})} \leq 3.6 \text{ V}$ ; values guaranteed by design. Timing parameters are given for single memory access cycles. In a normal read operation, the EMC changes the address while CS is asserted resulting in multiple memory accesses.

| Symbol        | Parameter <sup>[1]</sup>        | Conditions |            | Min                         | Typ | Max                         | Unit |
|---------------|---------------------------------|------------|------------|-----------------------------|-----|-----------------------------|------|
| $t_{BLSHEOW}$ | BLS HIGH to end of write time   | PB = 0     | [2]<br>[5] | -1.9 + $T_{cy(\text{clk})}$ | -   | -0.5 + $T_{cy(\text{clk})}$ | ns   |
| $t_{BLSHDNV}$ | BLS HIGH to data invalid time   | PB = 0     | [2]        | -2.5 + $T_{cy(\text{clk})}$ | -   | 1.4 + $T_{cy(\text{clk})}$  | ns   |
| $t_{CSHEOW}$  | CS HIGH to end of write time    |            | [5]        | -2.0                        | -   | 0                           | ns   |
| $t_{BLSHDNV}$ | BLS HIGH to data invalid time   | PB = 1     |            | -2.5                        | -   | 1.4                         | ns   |
| $t_{WEHANV}$  | WE HIGH to address invalid time | PB = 1     |            | -0.9 + $T_{cy(\text{clk})}$ | -   | 2.4 + $T_{cy(\text{clk})}$  | ns   |

[1] Parameters specified for 40 % of  $V_{DD(\text{IO})}$  for rising edges and 60 % of  $V_{DD(\text{IO})}$  for falling edges.[2]  $T_{cy(\text{clk})} = 1/\text{CCLK}$  (see LPC18xx User manual).[3] End Of Read (EOR): longest of  $t_{CSHOEH}$ ,  $t_{OEHANV}$ ,  $t_{CSHLBSH}$ .[4] Start Of Read (SOR): longest of  $t_{CSLAV}$ ,  $t_{CSLOEL}$ ,  $t_{CSLBLSL}$ .[5] End Of Write (EOW): earliest of address not valid or  $\overline{\text{EMC_BLSn}}$  HIGH.

002aag699

**Fig 32. External static memory read/write access (PB = 0)**


### 11.13 USB interface

**Table 27. Dynamic characteristics: USB0 and USB1 pins (full-speed)**

$C_L = 50 \text{ pF}$ ;  $R_{pu} = 1.5 \text{ k}\Omega$  on  $D+$  to  $V_{DD(IO)}$ ;  $3.0 \text{ V} \leq V_{DD(IO)} \leq 3.6 \text{ V}$ .

| Symbol      | Parameter   | Conditions                        | Min    | Typ | Max   | Unit |
|-------------|---|-----------------------------------|--------|-----|-------|------|
| $t_r$       | rise time   | 10 % to 90 %                      | 8.5    | -   | 13.8  | ns   |
| $t_f$       | fall time   | 10 % to 90 %                      | 7.7    | -   | 13.7  | ns   |
| $t_{FRFM}$  | differential rise and fall time matching                    | $t_r / t_f$                       | -      | -   | 109   | %    |
| $V_{CRS}$   | output signal crossover voltage                             |                                   | 1.3    | -   | 2.0   | V    |
| $t_{FOEPT}$ | source SE0 interval of EOP                                  | see Figure 35                     | 160    | -   | 175   | ns   |
| $t_{FDEOP}$ | source jitter for differential transition to SE0 transition | see Figure 35                     | -2     | -   | +5    | ns   |
| $t_{JR1}$   | receiver jitter to next transition                          |                                   | -18.5  | -   | +18.5 | ns   |
| $t_{JR2}$   | receiver jitter for paired transitions                      | 10 % to 90 %                      | -9     | -   | +9    | ns   |
| $t_{EOPR1}$ | EOP width at receiver                                       | must reject as EOP; see Figure 35 | [1] 40 | -   | -     | ns   |
| $t_{EOPR2}$ | EOP width at receiver                                       | must accept as EOP; see Figure 35 | [1] 82 | -   | -     | ns   |

[1] Characterized but not implemented as production test. Guaranteed by design.



**Fig 35. Differential data-to-EOP transition skew and EOP width**

**Table 36.** LCD panel connections for STN dual panel mode


| External pin      | 4-bit mono STN dual panel |                  | 8-bit mono STN dual panel |                  | Color STN dual panel |                  |
|-------------------|---------------------------|------------------|---------------------------|------------------|----------------------|------------------|
|                   | LPC18xx pin used          | LCD function     | LPC18xx pin used          | LCD function     | LPC18xx pin used     | LCD function     |
| LCD_VD2           | P4_3                      | UD[2]            | P4_3                      | UD[2]            | P4_3                 | UD[2]            |
| LCD_VD1           | P4_4                      | UD[1]            | P4_4                      | UD[1]            | P4_4                 | UD[1]            |
| LCD_VD0           | P4_1                      | UD[0]            | P4_1                      | UD[0]            | P4_1                 | UD[0]            |
| LCD_LP            | P7_6                      | LCDLP            | P7_6                      | LCDLP            | P7_6                 | LCDLP            |
| LCD_ENAB/<br>LCDM | P4_6                      | LCDENAB/<br>LCDM | P4_6                      | LCDENAB/<br>LCDM | P4_6                 | LCDENAB/<br>LCDM |
| LCD_FP            | P4_5                      | LCDFP            | P4_5                      | LCDFP            | P4_5                 | LCDFP            |
| LCD_DCLK          | P4_7                      | LCDDCLK          | P4_7                      | LCDDCLK          | P4_7                 | LCDDCLK          |
| LCD_LE            | P7_0                      | LCDLE            | P7_0                      | LCDLE            | P7_0                 | LCDLE            |
| LCD_PWR           | P7_7                      | LCDPWR           | P7_7                      | LCDPWR           | P7_7                 | LCDPWR           |
| GP_CLKIN          | PF_4                      | LCDCLKIN         | PF_4                      | LCDCLKIN         | PF_4                 | LCDCLKIN         |

**Table 37.** LCD panel connections for TFT panels


| External pin | TFT 12 bit (4:4:4 mode) |              | TFT 16 bit (5:6:5 mode) |              | TFT 16 bit (1:5:5:5 mode) |              | TFT 24 bit       |              |
|--------------|-------------------------|--------------|-------------------------|--------------|---------------------------|--------------|------------------|--------------|
|              | LPC18xx pin used        | LCD function | LPC18xx pin used        | LCD function | LPC18xx pin used          | LCD function | LPC18xx pin used | LCD function |
| LCD_VD23     | PB_0                    | BLUE3        | PB_0                    | BLUE4        | PB_0                      | BLUE4        | PB_0             | BLUE7        |
| LCD_VD22     | PB_1                    | BLUE2        | PB_1                    | BLUE3        | PB_1                      | BLUE3        | PB_1             | BLUE6        |
| LCD_VD21     | PB_2                    | BLUE1        | PB_2                    | BLUE2        | PB_2                      | BLUE2        | PB_2             | BLUE5        |
| LCD_VD20     | PB_3                    | BLUE0        | PB_3                    | BLUE1        | PB_3                      | BLUE1        | PB_3             | BLUE4        |
| LCD_VD19     | -                       | -            | P7_1                    | BLUE0        | P7_1                      | BLUE0        | P7_1             | BLUE3        |
| LCD_VD18     | -                       | -            | -                       | -            | P7_2                      | intensity    | P7_2             | BLUE2        |
| LCD_VD17     | -                       | -            | -                       | -            | -                         | -            | P7_3             | BLUE1        |
| LCD_VD16     | -                       | -            | -                       | -            | -                         | -            | P7_4             | BLUE0        |
| LCD_VD15     | PB_4                    | GREEN3       | PB_4                    | GREEN5       | PB_4                      | GREEN4       | PB_4             | GREEN7       |
| LCD_VD14     | PB_5                    | GREEN2       | PB_5                    | GREEN4       | PB_5                      | GREEN3       | PB_5             | GREEN6       |
| LCD_VD13     | PB_6                    | GREEN1       | PB_6                    | GREEN3       | PB_6                      | GREEN2       | PB_6             | GREEN5       |
| LCD_VD12     | P8_3                    | GREEN0       | P8_3                    | GREEN2       | P8_3                      | GREEN1       | P8_3             | GREEN4       |
| LCD_VD11     | -                       | -            | P4_9                    | GREEN1       | P4_9                      | GREEN0       | P4_9             | GREEN3       |
| LCD_VD10     | -                       | -            | P4_10                   | GREEN0       | P4_10                     | intensity    | P4_10            | GREEN2       |
| LCD_VD9      | -                       | -            | -                       | -            | -                         | -            | P4_8             | GREEN1       |
| LCD_VD8      | -                       | -            | -                       | -            | -                         | -            | P7_5             | GREEN0       |
| LCD_VD7      | P8_4                    | RED3         | P8_4                    | RED4         | P8_4                      | RED4         | P8_4             | RED7         |
| LCD_VD6      | P8_5                    | RED2         | P8_5                    | RED3         | P8_5                      | RED3         | P8_5             | RED6         |
| LCD_VD5      | P8_6                    | RED1         | P8_6                    | RED2         | P8_6                      | RED2         | P8_6             | RED5         |
| LCD_VD4      | P8_7                    | RED0         | P8_7                    | RED1         | P8_7                      | RED1         | P8_7             | RED4         |
| LCD_VD3      | -                       | -            | P4_2                    | RED0         | P4_2                      | RED0         | P4_2             | RED3         |
| LCD_VD2      | -                       | -            | -                       | -            | P4_3                      | intensity    | P4_3             | RED2         |
| LCD_VD1      | -                       | -            | -                       | -            | -                         | -            | P4_4             | RED1         |

LQFP144: plastic low profile quad flat package; 144 leads; body 20 x 20 x 1.4 mm

SOT486-1



**Fig 52. Package outline for the LQFP144 package**

**Fig 54. Reflow soldering of the TFBGA180 package**