

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	e200z7
Core Size	32-Bit Single-Core
Speed	264MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	198
Program Memory Size	4MB (4M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 64x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	416-BBGA
Supplier Device Package	416-PBGA (27x27)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpxr4040vvu264">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpxr4040vvu264</a>

## 2 PXR40 block diagram

Figure 1 shows a top-level block diagram of the PXR40 microcontrollers.




Figure 1. Block diagram

**Table 2. Signal Properties and Muxing Summary (continued)**

<b>GPIO/PCR<sup>1</sup></b>	<b>Signal Name<sup>2</sup></b>	<b>P/A/G<sup>3</sup></b>	<b>Function<sup>4</sup></b>	<b>Function Summary</b>	<b>Direction</b>	<b>Pad Type<sup>5</sup></b>	<b>Voltage<sup>6</sup></b>	<b>State during RESET<sup>7</sup></b>	<b>State after RESET<sup>8</sup></b>	<b>Package Location (416)</b>
143	ETPUA29_PCSC2_GPIO143	P	ETPUA29	eTPU A channel	I/O	MH	V <sub>DDEH1</sub>	—/WKPCFG	—/WKPCFG	D3
		A1	PCSC2	DSPI C peripheral chip select	O					
		A2	—	—	—					
		G	GPIO143	GPIO	I/O					
144	ETPUA30_PCSC3_GPIO144	P	ETPUA30	eTPU A channel	I/O	MH	V <sub>DDEH1</sub>	—/WKPCFG	—/WKPCFG	C1
		A1	PCSC3	DSPI C peripheral chip select	O					
		A2	—	—	—					
		G	GPIO144	GPIO	I/O					
145	ETPUA31_PCSC4_GPIO145	P	ETPUA31	eTPU A channel	I/O	MH	V <sub>DDEH1</sub>	—/WKPCFG	—/WKPCFG	C2
		A1	PCSC4	DSPI C peripheral chip select	O					
		A2	—	—	—					
		G	GPIO145	GPIO	I/O					
<b>eTPU_B</b>										
146	TCRCLKB_IRQ6_GPIO146	P	TCRCLKB	eTPU B TCR clock	I	MH	V <sub>DDEH6</sub>	—/Up	—/Up	T23
		A1	IRQ6	External interrupt request	I					
		A2	—	—	—					
		G	GPIO146	GPIO	I/O					
147	ETPUB0_ETPUB16_GPIO147	P	ETPUB0	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	T24
		A1	ETPUB16	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO147	GPIO	I/O					
148	ETPUB1_ETPUB17_GPIO148	P	ETPUB1	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	T25
		A1	ETPUB17	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO148	GPIO	I/O					

**Table 2. Signal Properties and Muxing Summary (continued)**

GPIO/PCR <sup>1</sup>	Signal Name <sup>2</sup>	P/A/G <sup>3</sup>	Function <sup>4</sup>	Function Summary	Direction	Pad Type <sup>5</sup>	Voltage <sup>6</sup>	State during RESET <sup>7</sup>	State after RESET <sup>8</sup>	Package Location (416)
167	ETPUB20_GPIO167	P	ETPUB20	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	V26
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO167	GPIO	I/O					
168	ETPUB21_GPIO168	P	ETPUB21	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	V25
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO168	GPIO	I/O					
169	ETPUB22_GPIO169	P	ETPUB22	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	V24
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO169	GPIO	I/O					
170	ETPUB23_GPIO170	P	ETPUB23	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	W26
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO170	GPIO	I/O					
171	ETPUB24_GPIO171	P	ETPUB24	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	W25
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO171	GPIO	I/O					
172	ETPUB25_GPIO172	P	ETPUB25	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	W24
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO172	GPIO	I/O					

**Table 2. Signal Properties and Muxing Summary (continued)**

<b>GPIO/PCR<sup>1</sup></b>	<b>Signal Name<sup>2</sup></b>	<b>P/A/G<sup>3</sup></b>	<b>Function<sup>4</sup></b>	<b>Function Summary</b>	<b>Direction</b>	<b>Pad Type<sup>5</sup></b>	<b>Voltage<sup>6</sup></b>	<b>State during RESET<sup>7</sup></b>	<b>State after RESET<sup>8</sup></b>	<b>Package Location (416)</b>
173	ETPUB26_GPIO173	P	ETPUB26	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	V23
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO173	GPIO	I/O					
174	ETPUB27_GPIO174	P	ETPUB27	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	Y25
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO174	GPIO	I/O					
175	ETPUB28_GPIO175	P	ETPUB28	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	Y24
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO175	GPIO	I/O					
176	ETPUB29_GPIO176	P	ETPUB29	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	Y23
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO176	GPIO	I/O					
177	ETPUB30_GPIO177	P	ETPUB30	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	AA24
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO177	GPIO	I/O					
178	ETPUB31_GPIO178	P	ETPUB31	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	AB24
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO178	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR <sup>1</sup>	Signal Name <sup>2</sup>	P/A/G <sup>3</sup>	Function <sup>4</sup>	Function Summary	Direction	Pad Type <sup>5</sup>	Voltage <sup>6</sup>	State during RESET <sup>7</sup>	State after RESET <sup>8</sup>	Package Location (416)
446	ETPUC5_GPIO446 <sup>9</sup>	P	—	—	I/O	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	E25
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO446	GPIO	I/O					
447	ETPUC6_GPIO447 <sup>9</sup>	P	—	—	I/O	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	E26
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO447	GPIO	I/O					
448	ETPUC7_GPIO448 <sup>9</sup>	P	—	—	I/O	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	F23
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO448	GPIO	I/O					
449	ETPUC8_GPIO449 <sup>9</sup>	P	—	—	I/O	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	F24
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO449	GPIO	I/O					
450	ETPUC9_IRQ0_GPIO450 <sup>9</sup>	P	—	—	—	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	F25
		A1	IRQ0	External interrupt request	I					
		A2	—	—	—					
		G	GPIO450	GPIO	I/O					
451	ETPUC10_IRQ1_GPIO451 <sup>9</sup>	P	—	—	—	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	F26
		A1	IRQ1	External interrupt request	I					
		A2	—	—	—					
		G	GPIO451	GPIO	I/O					

**Table 2. Signal Properties and Muxing Summary (continued)**

GPIO/PCR <sup>1</sup>	Signal Name <sup>2</sup>	P/A/G <sup>3</sup>	Function <sup>4</sup>	Function Summary	Direction	Pad Type <sup>5</sup>	Voltage <sup>6</sup>	State during RESET <sup>7</sup>	State after RESET <sup>8</sup>	Package Location (416)
452	ETPUC11_IRQ2_GPIO452 <sup>9</sup>	P	—	—	—	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	G23
		A1	IRQ2	External interrupt request	I					
		A2	—	—	—					
		G	GPIO452	GPIO	I/O					
453	ETPUC12_IRQ3_GPIO453 <sup>9</sup>	P	—	—	—	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	G24
		A1	IRQ3	External interrupt request	I					
		A2	—	—	—					
		G	GPIO453	GPIO	I/O					
454	ETPUC13_3_IRQ4_GPIO454 <sup>9</sup>	P	—	—	—	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	G25
		A1	IRQ4	External interrupt request	I					
		A2	—	—	—					
		G	GPIO454	GPIO	I/O					
455	ETPUC14_4_IRQ5_GPIO455 <sup>9</sup>	P	—	—	—	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	G26
		A1	IRQ5	External interrupt request	I					
		A2	—	—	—					
		G	GPIO455	GPIO	I/O					
456	ETPUC15_GPIO456 <sup>9</sup>	P	—	—	—	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	H23
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO456	GPIO	I/O					
457	ETPUC16_FR_A_TX_GPIO457 <sup>9</sup>	P	—	—	—	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	H24
		A1	FR_A_TX	FlexRay A transfer	O					
		A2	—	—	—					
		G	GPIO457	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR <sup>1</sup>	Signal Name <sup>2</sup>	P/A/G <sup>3</sup>	Function <sup>4</sup>	Function Summary	Direction	Pad Type <sup>5</sup>	Voltage <sup>6</sup>	State during RESET <sup>7</sup>	State after RESET <sup>8</sup>	Package Location (416)
469	ETPUC28_PCS0_GPI0469 <sup>9</sup>	P	—	—	—	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	L24
		A1	PCSD0	DSPI D peripheral chip select	I/O					
		A2	—	—	—					
		G	GPIO469	GPIO	I/O					
470	ETPUC29_SCKD_GPI0470 <sup>9</sup>	P	—	—	—	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	L25
		A1	SCKD	DSPI D clock	I/O					
		A2	—	—	—					
		G	GPIO470	GPIO	I/O					
471	ETPUC30_SOUTD_GPI0471 <sup>9</sup>	P	—	—	—	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	L26
		A1	SOUTD	DSPI D data output	O					
		A2	—	—	—					
		G	GPIO471	GPIO	I/O					
472	ETPUC31_SIND_GPI0472 <sup>9</sup>	P	—	—	—	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	M23
		A1	SIND	DSPI D data input	I					
		A2	—	—	—					
		G	GPIO472	GPIO	I/O					
<b>eMIOS</b>										
179	EMIOS0_ETPUA0_GPI0179	P	EMIOS0	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AE10
		A1	ETPUA0	eTPU A channel	O					
		A2	—	—	—					
		G	GPIO179	GPIO	I/O					
180	EMIOS1_ETPUA1_GPI0180	P	EMIOS1	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AF10
		A1	ETPUA1	eTPU A channel	O					
		A2	—	—	—					
		G	GPIO180	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR <sup>1</sup>	Signal Name <sup>2</sup>	P/A/G <sup>3</sup>	Function <sup>4</sup>	Function Summary	Direction	Pad Type <sup>5</sup>	Voltage <sup>6</sup>	State during RESET <sup>7</sup>	State after RESET <sup>8</sup>	Package Location (416)
187	EMIOS8_ETPUA8_GPIO187	P	EMIOS8	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AC13
		A1	ETPUA8	eTPU A channel	O					
		A2	—	—	—					
		G	GPIO187	GPIO	I/O					
188	EMIOS9_ETPUA9_GPIO188	P	EMIOS9	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AD13
		A1	ETPUA9	eTPU A channel	O					
		A2	—	—	—					
		G	GPIO188	GPIO	I/O					
189	EMIOS10_SCKD_GPIO189	P	EMIOS10	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AE13
		A1	SCKD	DSPI D clock	O					
		A2	—	—	—					
		G	GPIO189	GPIO	I/O					
190	EMIOS11_SIND_GPIO190	P	EMIOS11	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AF13
		A1	SIND	DSPI D data input	I					
		A2	—	—	—					
		G	GPIO190	GPIO	I/O					
191	EMIOS12_SOUTC_GPIO191	P	EMIOS12	eMIOS channel	O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AF14
		A1	SOUTC	DSPI C data output	O					
		A2	—	—	—					
		G	GPIO191	GPIO	I/O					
192	EMIOS13_SOUTD_GPIO192	P	EMIOS13	eMIOS channel	O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AE14
		A1	SOUTD	DSPI D data output	O					
		A2	—	—	—					
		G	GPIO192	GPIO	I/O					

**Table 2. Signal Properties and Muxing Summary (continued)**

<b>GPIO/PCR<sup>1</sup></b>	<b>Signal Name<sup>2</sup></b>	<b>P/A/G<sup>3</sup></b>	<b>Function<sup>4</sup></b>	<b>Function Summary</b>	<b>Direction</b>	<b>Pad Type<sup>5</sup></b>	<b>Voltage<sup>6</sup></b>	<b>State during RESET<sup>7</sup></b>	<b>State after RESET<sup>8</sup></b>	<b>Package Location (416)</b>
193	EMIOS14_IRQ0_GPI0193	P	EMIOS14	eMIOS channel	O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AC14
		A1	IRQ0	External interrupt request	I					
		A2	CNTXD	FlexCAN D transmit	O					
		G	GPIO193	GPIO	I/O					
194	EMIOS15_IRQ1_GPI0194	P	EMIOS15	eMIOS channel	O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AD14
		A1	IRQ1	External interrupt request	I					
		A2	CNRXD	FlexCAN D receive	I					
		G	GPIO194	GPIO	I/O					
195	EMIOS16_ETPUB0_GPI0195	P	EMIOS16	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AF15
		A1	ETPUB0	eTPU B channel	O					
		A2	FR_DBG[3]	FlexRay debug	O					
		G	GPIO195	GPIO	I/O					
196	EMIOS17_ETPUB1_GPI0196	P	EMIOS17	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AE15
		A1	ETPUB1	eTPU B channel	O					
		A2	FR_DBG[2]	FlexRay debug	O					
		G	GPIO196	GPIO	I/O					
197	EMIOS18_ETPUB2_GPI0197	P	EMIOS18	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AC15
		A1	ETPUB2	eTPU B channel	O					
		A2	FR_DBG[1]	FlexRay debug	O					
		G	GPIO197	GPIO	I/O					
198	EMIOS19_ETPUB3_GPI0198	P	EMIOS19	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AD15
		A1	ETPUB3	eTPU B channel	O					
		A2	FR_DBG[0]	FlexRay debug	O					
		G	GPIO198	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR <sup>1</sup>	Signal Name <sup>2</sup>	P/A/G <sup>3</sup>	Function <sup>4</sup>	Function Summary	Direction	Pad Type <sup>5</sup>	Voltage <sup>6</sup>	State during RESET <sup>7</sup>	State after RESET <sup>8</sup>	Package Location (416)
199	EMIOS20_ETPUB4_GPIO199	P	EMIOS20	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AF16
		A1	ETPUB4	eTPU B channel	O					
		A2	—	—	—					
		G	GPIO199	GPIO	I/O					
200	EMIOS21_ETPUB5_GPIO200	P	EMIOS21	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AE16
		A1	ETPUB5	eTPU B channel	O					
		A2	—	—	—					
		G	GPIO200	GPIO	I/O					
201	EMIOS22_ETPUB6_GPIO201	P	EMIOS22	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AC16
		A1	ETPUB6	eTPU B channel	O					
		A2	—	—	—					
		G	GPIO201	GPIO	I/O					
202	EMIOS23_ETPUB7_GPIO202	P	EMIOS23	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AD16
		A1	ETPUB7	eTPU B channel	O					
		A2	—	—	—					
		G	GPIO202	GPIO	I/O					
203	EMIOS24_PCSB0_GPIO203	P	EMIOS24	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AF17
		A1	PCSB0	DSPI B peripheral chip select	I/O					
		A2	—	—	—					
		G	GPIO203	GPIO	I/O					
204	EMIOS25_PCSB1_GPIO204	P	EMIOS25	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AE17
		A1	PCSB1	DSPI B peripheral chip select	O					
		A2	—	—	—					
		G	GPIO204	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR <sup>1</sup>	Signal Name <sup>2</sup>	P/A/G <sup>3</sup>	Function <sup>4</sup>	Function Summary	Direction	Pad Type <sup>5</sup>	Voltage <sup>6</sup>	State during RESET <sup>7</sup>	State after RESET <sup>8</sup>	Package Location (416)
250	FR_A_TX_EN_GPIO250	P	FR_A_TX_EN	FlexRay A transfer enable	O	FS	V <sub>DDE2</sub>	—/Up (-/- for Rev.1 of the device)	—/Up (-/- for Rev.1 of the device)	AF3
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO250	GPIO	I/O					
251	FR_B_TX_GPIO251	P	FR_B_TX	FlexRay B transfer	O	FS	V <sub>DDE2</sub>	—/Up (-/- for Rev.1 of the device)	—/Up (-/- for Rev.1 of the device)	AD5
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO251	GPIO	I/O					
252	FR_B_RX_GPIO252	P	FR_B_RX	FlexRay B receive	I	FS	V <sub>DDE2</sub>	—/Up (-/- for Rev.1 of the device)	—/Up (-/- for Rev.1 of the device)	AE4
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO252	GPIO	I/O					
253	FR_B_TX_EN_GPIO253	P	FR_B_TX_EN	FlexRay B transfer enable	O	FS	V <sub>DDE2</sub>	—/Up (-/- for Rev.1 of the device)	—/Up (-/- for Rev.1 of the device)	AF4
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO253	GPIO	I/O					
<b>FlexCAN</b>										
83	CNTXA_TXDA_GPIO83	P	CNTXA	FlexCAN A transmit	O	MH	V <sub>DDEH4</sub>	—/Up	—/Up	AF19
		A1	TXDA	eSCI A transmit	O					
		A2	—	—	—					
		G	GPIO83	GPIO	I/O					
84	CNRXA_RXDA_GPIO84	P	CNRXA	FlexCAN A receive	I	MH	V <sub>DDEH4</sub>	—/Up	—/Up	AE19
		A1	RXDA	eSCI A receive	I					
		A2	—	—	—					
		G	GPIO84	GPIO	I/O					

**Table 2. Signal Properties and Muxing Summary (continued)**

GPIO/PCR <sup>1</sup>	Signal Name <sup>2</sup>	P/A/G <sup>3</sup>	Function <sup>4</sup>	Function Summary	Direction	Pad Type <sup>5</sup>	Voltage <sup>6</sup>	State during RESET <sup>7</sup>	State after RESET <sup>8</sup>	Package Location (416)
240	PCSC2_GPIO240	P	PCSC2	DSPI C peripheral chip select	O	MH	V <sub>DDEH5</sub>	—/Up	—/Up	AE23
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO240	GPIO	I/O					
241	PCSC3_GPIO241	P	PCSC3	DSPI C peripheral chip select	O	MH	V <sub>DDEH5</sub>	—/Up	—/Up	AD23
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO241	GPIO	I/O					
242	PCSC4_GPIO242	P	PCSC4	DSPI C peripheral chip select	O	MH	V <sub>DDEH5</sub>	—/Up	—/Up	AF24
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO242	GPIO	I/O					
243	PCSC5_GPIO243	P	PCSC5	DSPI C peripheral chip select	O	MH	V <sub>DDEH5</sub>	—/Up	—/Up	AE24
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO243	GPIO	I/O					
<b>Reset and Clocks</b>										
—	RESET	P	RESET	External reset input	I	MH	V <sub>DDEH1</sub>	RESET/Up	RESET/Up	R2
230	RSTOUT	P	RSTOUT	External reset output	O	MH	V <sub>DDEH1</sub>	RSTOUT/Low	RSTOUT/High	A3
212	BOOTCFG1_IRQ3_GPIO212	P	BOOTCFG1	Boot configuration	I	MH	V <sub>DDEH1</sub>	BOOTCFG/Down	Input/Down	N2
		A1	IRQ3	External interrupt request	I					
		A2	—	—	—					
		G	GPIO212	GPIO	I/O					

**Table 2. Signal Properties and Muxing Summary (continued)**

<b>GPIO/PCR<sup>1</sup></b>	<b>Signal Name<sup>2</sup></b>	<b>P/A/G<sup>3</sup></b>	<b>Function<sup>4</sup></b>	<b>Function Summary</b>	<b>Direction</b>	<b>Pad Type<sup>5</sup></b>	<b>Voltage<sup>6</sup></b>	<b>State during RESET<sup>7</sup></b>	<b>State after RESET<sup>8</sup></b>	<b>Package Location (416)</b>
220	MDO0_GPIO220 (GPIO function on this pin is only available on Rev.2 of the device)	- <sup>13</sup>	MDO0 <sup>15</sup>	Nexus message data out	O	F	V <sub>DDE2</sub>	O/Low	MDO0/Low	U3
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO220	GPIO	I/O					
221	MDO1_GPIO221 (GPIO function on this pin is only available on Rev.2 of the device)	- <sup>13</sup>	MDO1 <sup>15</sup>	Nexus message data out	O	F	V <sub>DDE2</sub>	O/Low	—/Down	U4
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO221	GPIO	I/O					
222	MDO2_GPIO222 (GPIO function on this pin is only available on Rev.2 of the device)	- <sup>13</sup>	MDO2 <sup>15</sup>	Nexus message data out	O	F	V <sub>DDE2</sub>	O/Low	—/Down	V1
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO222	GPIO	I/O					
223	MDO3_GPIO223 (GPIO function on this pin is only available on Rev.2 of the device)	- <sup>13</sup>	MDO3 <sup>15</sup>	Nexus message data out	O	F	V <sub>DDE2</sub>	O/Low	—/Down	V2
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO223	GPIO	I/O					
75	MDO4_GPIO75 (GPIO function on this pin is only available on Rev.2 of the device)	- <sup>13</sup>	MDO4 <sup>15</sup>	Nexus message data out	O	F	V <sub>DDE2</sub>	O/Low	—/Down	V3
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO75	GPIO	I/O					
76	MDO5_GPIO76 (GPIO function on this pin is only available on Rev.2 of the device)	- <sup>13</sup>	MDO5 <sup>15</sup>	Nexus message data out	O	F	V <sub>DDE2</sub>	O/Low	—/Down	V4
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO76	GPIO	I/O					

**Table 2. Signal Properties and Muxing Summary (continued)**

<b>GPIO/PCR<sup>1</sup></b>	<b>Signal Name<sup>2</sup></b>	<b>P/A/G<sup>3</sup></b>	<b>Function<sup>4</sup></b>	<b>Function Summary</b>	<b>Direction</b>	<b>Pad Type<sup>5</sup></b>	<b>Voltage<sup>6</sup></b>	<b>State during RESET<sup>7</sup></b>	<b>State after RESET<sup>8</sup></b>	<b>Package Location (416)</b>
—	TEST	—	TEST	Test mode select (not for customer use)	I	F	V <sub>DDEH1</sub>	TEST/Down	TEST/Down	B4
—	VDDSYN	—	VDDSYN	Clock synthesizer power input	I	VDDE	V <sub>DDSYN</sub>	VDDSYN	VDDSYN	AD26
—	VSSSYN	—	VSSSYN	Clock synthesizer ground input	I	VSSE	V <sub>DDSYN</sub>	VSSSYN	VSSSYN	AA26
—	VSTBY	—	VSTBY	SRAM standby power input	I	VHV	V <sub>DDEH1</sub>	VSTBY	VSTBY	M4
—	REGSEL	—	REGSEL	Selects regulator mode (Linear/Switch mode)	I	AE	V <sub>DDREG</sub>	REGSEL	REGSEL	W23
—	REGCTL	—	REGCTL	Regulator controller output to base/gate of power transistor	O	AE	V <sub>DDREG</sub>	REGCTL	REGCTL	Y26
—	VSSFL	—	VSSFL	Tie to V <sub>SS</sub>	I	VSS	V <sub>DDREG</sub>	VSSFL	VSSFL	AB25
—	VDDREG	—	VDDREG	Source voltage for on-chip regulators and Low voltage detect circuits	I	VDDINT	V <sub>DDREG</sub>	VDDREG	VDDREG	AA25

<sup>1</sup> The GPIO number is the same as the corresponding pad configuration register (SIU\_PCRn) number in pins that have GPIO functionality. For pins that do not have GPIO functionality, this number is the PCR number.

<sup>2</sup> The primary signal name is used as the pin label on the BGA map for identification purposes. However, the primary signal function is not available on all devices and is indicated by a dash in the following table columns: Signal Functions, P/F/G, and I/O Type.

<sup>3</sup> P/A/G stands for Primary/Alternate/GPIO. This column indicates which function on a pin is Primary, Alternate 1, Alternate 2, (Alternate n) and GPIO.

<sup>4</sup> Each line in the Function column corresponds to a separate signal function on the pin. For all device I/O pins, the primary, alternate, or GPIO signal functions are designated in the PA field of the SIU\_PCRn registers except where explicitly noted.

<sup>5</sup> MH = High voltage, medium speed

F = Fast speed

FS = Fast speed with slew

AE = Analog with ESD protection circuitry (up/down = pull up and pull down circuits included in the pad)

VHV = Very high voltage

<sup>6</sup> VDDE (fast I/O) and VDDEH (slow I/O) power supply inputs are grouped into segments. Each segment of VDDEH pins can connect to a separate 3.3–5.0 V (+5%–10%) power supply input. Each segment of VDDE pins can connect to a separate 1.8–3.3 V (±10%) power supply.

<sup>7</sup> The Status During Reset pin is sampled after the internal POR is negated. Prior to exiting POR, the signal has a high impedance. The terminology used in this column is: O – output, I – input, Up – weak pull up enabled, Down – weak pulldown enabled, Low – output driven low, High – output driven high, ABS — Auto Baud Select (during Reset or until JCOMP assertion). A dash on the left side of the slash denotes that both the input and output buffers for the pin are off. A dash on the right side of the slash denotes that there is no weak pull up/down enabled on the pin. The signal name to the left or right of the slash indicates the pin is enabled.

<sup>8</sup> The Function After Reset of a GPIO function is general purpose input. A dash on the left side of the slash denotes that both the input and output buffers for the pin are off. A dash on the right side of the slash denotes that there is no weak pull up/down enabled on the pin.

## Electrical characteristics

### 5.2.1 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature,  $T_J$ , can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} * P_D)$$

*Eqn. 1*

where:

$T_A$  = ambient temperature for the package ( $^{\circ}\text{C}$ )

$R_{\theta JA}$  = junction to ambient thermal resistance ( $^{\circ}\text{C/W}$ )

$P_D$  = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the TEPBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

*Eqn. 2*

where:

$R_{\theta JA}$  = junction to ambient thermal resistance ( $^{\circ}\text{C/W}$ )

$R_{\theta JC}$  = junction to case thermal resistance ( $^{\circ}\text{C/W}$ )

$R_{\theta CA}$  = case to ambient thermal resistance ( $^{\circ}\text{C/W}$ )

$R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} * P_D)$$

*Eqn. 3*

where:

$T_T$  = thermocouple temperature on top of the package ( $^{\circ}\text{C}$ )

$\Psi_{JT}$  = thermal characterization parameter ( $^{\circ}\text{C/W}$ )

$P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm. of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

## References:

Semiconductor Equipment and Materials International  
3081 Zanker Road

## Electrical characteristics

**Table 14. DSPI LVDS pad specification (continued)**

9	Diff Skew Itphla-tplhbl or Itplhb-tphla	T <sub>SKEW</sub>	—	—	—	0.5	ns
<b>Termination</b>							
10	Trans. Line (differential Zo)	—	—	95	100	105	ohms
11	Temperature	—	—	-40	—	150	°C

## 5.8 Oscillator and FMPLL electrical characteristics

**Table 15. FMPLL Electrical Specifications<sup>1</sup>**

(V<sub>DDSYN</sub> = 3.0 V to 3.6 V, V<sub>SS</sub> = V<sub>SSSYN</sub> = 0 V, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>)

Spec	Characteristic	Symbol	Min	Max	Unit
1	PLL Reference Frequency Range <sup>2</sup> (Normal Mode) Crystal Reference (PLLCFG2 = 0b0) Crystal Reference (PLLCFG2 = 0b1) External Reference (PLLCFG2 = 0b0) External Reference (PLLCFG2 = 0b1)	f <sub>ref_crystal</sub> f <sub>ref_crystal</sub> f <sub>ref_ext</sub> f <sub>ref_ext</sub>	8 16 8 16	20 40 <sup>3</sup> 20 40	MHz
2	Loss of Reference Frequency <sup>4</sup>	f <sub>LOR</sub>	100	1000	kHz
3	Self Clocked Mode Frequency <sup>5</sup>	f <sub>SCM</sub>	4	16	MHz
4	PLL Lock Time <sup>6</sup>	t <sub>PLL</sub>	—	< 400	μs
5	Duty Cycle of Reference <sup>7</sup>	t <sub>DC</sub>	40	60	%
6	Frequency un-LOCK Range	f <sub>UL</sub>	-4.0	4.0	% f <sub>sys</sub>
7	Frequency LOCK Range	f <sub>LCK</sub>	-2.0	2.0	% f <sub>sys</sub>
8	D_CLKOUT Period Jitter <sup>8, 9</sup> Measured at f <sub>sys</sub> Max Cycle-to-cycle Jitter	C <sub>jitter</sub>	-5	5	%f <sub>clkout</sub>
9	Peak-to-Peak Frequency Modulation Range Limit <sup>10,11</sup> (f <sub>sys</sub> Max must not be exceeded)	C <sub>mod</sub>	0	4	%f <sub>sys</sub>
10	FM Depth Tolerance <sup>12</sup>	C <sub>mod_err</sub>	-0.25	0.25	%f <sub>sys</sub>
11	VCO Frequency	f <sub>VCO</sub>	192	600	MHz
12	Modulation Rate Limits <sup>13</sup>	f <sub>mod</sub>	0.400	1	MHz
13	Predivider output frequency range <sup>14</sup>	f <sub>prediv</sub>	4	10	MHz

<sup>1</sup> All values given are initial design targets and subject to change.

<sup>2</sup> Crystal and External reference frequency limits depend on device relying on PLL to lock prior to release of reset, default PREDIV/EPREDIV, MFD/EMFD default settings, and VCO frequency range. Absolute minimum loop frequency is 4 MHz.

<sup>3</sup> Upper tolerance of less than 1% is allowed on 40MHz crystal.

<sup>4</sup> "Loss of Reference Frequency" is the reference frequency detected internally, which transitions the PLL into self clocked mode.

<sup>5</sup> Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls below f<sub>LOR</sub>. This frequency is measured at D\_CLKOUT. A default RFD value of (0x05) is used in SCM mode, and the programmed MFD and RFD values have no effect

## 5.9 eQADC electrical characteristics

Table 17. eQADC Conversion Specifications (Operating)

Spec	Characteristic	Symbol	Min	Max	Unit
1	ADC Clock (ADCLK) Frequency	$f_{ADCLK}$	2	16	MHz
2	Conversion Cycles Single Ended Conversion Cycles 12 bit resolution Single Ended Conversion Cycles 10 bit resolution Single Ended Conversion Cycles 8 bit resolution <b>Note:</b> Differential conversion (min) is one clock cycle less than the single-ended conversion values listed here.	CC	2 + 14 2 + 12 2 + 10	128 + 14 128 + 12 128 + 10	ADCLK cycles
3	Stop Mode Recovery Time <sup>1</sup>	$T_{SR}$	10	—	$\mu s$
4	Resolution <sup>2</sup>	—	1.25	—	mV
5	INL: 8 MHz ADC Clock <sup>3</sup>	INL8	$-4^4$	$4^4$	LSB <sup>5</sup>
6	INL: 16 MHz ADC Clock <sup>3</sup>	INL16	$-8^4$	$8^4$	LSB
7	DNL: 8 MHz ADC Clock <sup>3</sup>	DNL8	$-3^4$	$3^4$	LSB
8	DNL: 16 MHz ADC Clock <sup>3</sup>	DNL16	$-3^4$	$3^4$	LSB
9	Offset Error without Calibration	OFFNC	$0^4$	$100^4$	LSB
10	Offset Error with Calibration	OFFWC	$-4^4$	$4^4$	LSB
11	Full Scale Gain Error without Calibration	GAINNC	$-120^4$	$0^4$	LSB
12	Full Scale Gain Error with Calibration	GAINWC	$-4^{4,6}$	$4^{4,6}$	LSB
13	Non-Disruptive Input Injection Current <sup>7, 8, 9, 10</sup>	$I_{INJ}$	-3	3	mA
14	Incremental Error due to injection current <sup>11, 12</sup>	$E_{INJ}$	$-4^4$	$4^4$	Counts
15	TUE value at 8 MHz <sup>13, 14</sup> (with calibration)	TUE8	$-4^{4,6}$	$4^{4,6}$	Counts
16	TUE value at 16 MHz <sup>13, 14</sup> (with calibration)	TUE16	-8	8	Counts
17	Maximum differential voltage <sup>15</sup> (DANx+ - DANx-) or (DANx- - DANx+) PREGAIN set to 1X setting PREGAIN set to 2X setting PREGAIN set to 4X setting	DIFF <sub>max</sub> DIFF <sub>max2</sub> DIFF <sub>max4</sub>	— — —	$(V_{RH} - V_{RL})/2$ $(V_{RH} - V_{RL})/4$ $(V_{RH} - V_{RL})/8$	V V V
18	Differential input Common mode voltage <sup>15</sup> (DANx- + DANx+)/2	DIFF <sub>cmv</sub>	$(V_{RH} - V_{RL})/2$ - 5%	$(V_{RH} - V_{RL})/2$ + 5%	V

<sup>1</sup> Stop mode recovery time is the time from the setting of either of the enable bits in the ADC Control Register to the time that the ADC is ready to perform conversions. Delay from power up to full accuracy = 8 ms.

<sup>2</sup> At  $V_{RH} - V_{RL} = 5.12$  V, one count = 1.25 mV without using pregain.

<sup>3</sup> INL and DNL are tested from  $V_{RL} + 50$  LSB to  $V_{RH} - 50$  LSB. The eQADC is guaranteed to be monotonic at 10 bit accuracy (12 bit resolution selected).

<sup>4</sup> New design target. Actual specification will change following characterization. Margin for manufacturing has not been fully included.

<sup>5</sup> At  $V_{RH} - V_{RL} = 5.12$  V, one LSB = 1.25 mV.

<sup>6</sup> The value is valid at 8 MHz, it is  $\pm 8$  counts at 16 MHz.

<sup>7</sup> Below disruptive current conditions, the channel being stressed has conversion values of \$3FF for analog inputs greater than  $V_{RH}$  and \$000 for values less than  $V_{RL}$ . Other channels are not affected by non-disruptive conditions.

## 5.10 C90 flash memory electrical characteristics

**Table 22. Flash program and erase specifications**

Spec	Characteristic	Symbol	Min	Typ <sup>1</sup>	Initial Max <sup>2</sup>	Max <sup>3</sup>	Unit
1	Double Word (64 bits) Program Time <sup>4</sup>	$t_{dwprogram}$	—	38	—	500	μs
2	Page Program Time <sup>4,5</sup>	$t_{pprogram}$	—	45	160	500	μs
3	16 KB Block Pre-program and Erase Time	$t_{16kpperase}$	—	270	1000	5000	ms
4	64 KB Block Pre-program and Erase Time	$t_{64kpperase}$	—	800	1800	5000	ms
5	128 KB Block Pre-program and Erase Time	$t_{128kpperase}$	—	1500	2600	7500	ms
6	256 KB Block Pre-program and Erase Time	$t_{256kpperase}$	—	3000	5200	15000	ms

<sup>1</sup> Typical program and erase times assume nominal supply values and operation at 25 °C.

<sup>2</sup> Initial factory condition: ≤ 100 program/erase cycles, 25 °C, typical supply voltage, 80 MHz minimum system frequency.

<sup>3</sup> The maximum erase time occurs after the specified number of program/erase cycles. This maximum value is characterized but not guaranteed.

<sup>4</sup> Program times are actual hardware programming times and do not include software overhead.

<sup>5</sup> Page size is 128 bits (4 words).

**Table 23. Flash EEPROM module life**

Spec	Characteristic	Symbol	Min	Typical <sup>1</sup>	Unit
1	Number of program/erase cycles per block for 16 KB and 64 KB blocks over the operating temperature range ( $T_J$ )	P/E	100,000	—	cycles
2	Number of program/erase cycles per block for 128 KB and 256 KB blocks over the operating temperature range ( $T_J$ )	P/E	1,000	100,000	cycles
3	Minimum Data Retention at 85 °C ambient temperature <sup>2</sup> Blocks with 0–1,000 P/E cycles Blocks with 1,001–10,000 P/E cycles Blocks with 10,001–100,000 P/E cycles	Retention	20 10 5	— — —	years

<sup>1</sup> Typical endurance is evaluated at 25 °C. Product qualification is performed to the minimum specification. For additional information on the Freescale definition of Typical Endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

<sup>2</sup> Ambient temperature averaged over duration of application, not to exceed product operating temperature range.

Table 24 shows the Platform Flash Configuration Register 1 (PFCPR1) settings versus frequency of operation. Refer to the device reference manual for definitions of these bit fields.




Figure 18. Nexus TCK, TDI, TMS, TDO timing

## 7 Package information

### 7.1 416-pin package

The package drawings of the 416-pin TEPBGA package are shown in Figure 36 and Figure 37.

**Figure 36. 416 TEPBGA package (1 of 2)**