



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are Embedded - Microcontrollers - Application Specific?

Application specific microcontrollers are engineered to

Details


| | |
|-------------------------|---|
| Product Status | Obsolete |
| Applications | USB Microcontroller |
| Core Processor | M8B |
| Program Memory Type | OTP (8kB) |
| Controller Series | CY7C637xx |
| RAM Size | 256 x 8 |
| Interface | PS/2, USB |
| Number of I/O | 10 |
| Voltage - Supply | 4V ~ 5.5V |
| Operating Temperature | 0°C ~ 70°C |
| Mounting Type | Surface Mount |
| Package / Case | 18-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 18-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/cy7c63723-sxc |

event, and subtracting the two values. The four capture timers save a programmable 8 bit range of the free-running timer when a GPIO edge occurs on the two capture pins (P0.0, P0.1).

The CY7C637xx includes an integrated USB serial interface engine (SIE) that supports the integrated peripherals. The hardware supports one USB device address with three endpoints. The SIE allows the USB host to communicate with the function integrated into the microcontroller. A 3.3V regulated output pin provides a pull-up source for the external USB resistor on the D– pin.


The USB D+ and D– USB pins can alternately be used as PS/2 SCLK and SDATA signals, so that products can be designed to respond to either USB or PS/2 modes of operation. PS/2 operation is supported with internal pull-up resistors on SCLK and SDATA, the ability to disable the regulator output pin, and an interrupt to signal the start of PS/2 activity. No external components are necessary for dual USB and PS/2 systems, and no GPIO pins need to be dedicated to switching between modes. Slow edge rates operate in both modes to reduce EMI.

4.0 Pin Configurations



5.0 Pin Definitions

| Name | I/O | CY7C63723 | CY7C63743 | CY7C63722 | Description |
|-------------------|-----|-------------------------------|-------------------------------|-------------------------------|--|
| | | 18-Pin | 24-Pin | 25-Pad | |
| D-/SDATA, D+/SCLK | I/O | 12 13 | 15 16 | 16 17 | USB differential data lines (D– and D+), or PS/2 clock and data signals (SDATA and SCLK) |
| P0[7:0] | I/O | 1, 2, 3, 4, 15, 16, 17, 18 | 1, 2, 3, 4, 21, 22, 23, 24 | 1, 2, 3, 4, 22, 23, 24, 25 | GPIO Port 0 capable of sinking up to 50 mA/pin, or sinking controlled low or high programmable current. Can also source 2 mA current, provide a resistive pull-up, or serve as a high-impedance input. P0.0 and P0.1 provide inputs to Capture Timers A and B, respectively. |
| P1[7:0] | I/O | 5, 14 | 5, 6, 7, 8, 17, 18, 19, 20 | 5, 6, 7, 8, 18, 19, 20, 21 | IO Port 1 capable of sinking up to 50 mA/pin, or sinking controlled low or high programmable current. Can also source 2 mA current, provide a resistive pull-up, or serve as a high-impedance input. |
| XTALIN/P2.1 | IN | 9 | 12 | 13 | 6-MHz ceramic resonator or external clock input, or P2.1 input |
| XTALOUT | OUT | 10 | 13 | 14 | 6-MHz ceramic resonator return pin or internal oscillator output |
| V _{PP} | | 7 | 10 | 11 | Programming voltage supply, ground for normal operation |
| V _{CC} | | 11 | 14 | 15 | Voltage supply |
| VREG/P2.0 | | 8 | 11 | 12 | Voltage supply for 1.3-kΩ USB pull-up resistor (3.3V nominal). Also serves as P2.0 input. |
| V _{SS} | | 6 | 9 | 9, 10 | Ground |



8.2 Data Memory Organization

The CY7C637xx microcontrollers provide 256 bytes of data RAM. In normal usage, the SRAM is partitioned into four areas: program stack, data stack, user variables and USB endpoint FIFOs as shown below.




Figure 8-2. Data Memory Organization

8.3 I/O Register Summary

I/O registers are accessed via the I/O Read (IORD) and I/O Write (IOWR, IOWX) instructions. IORD reads the selected port into the accumulator. IOWR writes data from the accumulator to the selected port. Indexed I/O Write (IOWX) adds the contents of X to the address in the instruction to form the port address and writes data from the accumulator to the specified

port. Note that specifying address 0 with IOWX (e.g., IOWX 0h) means the I/O port is selected solely by the contents of X.

Note: All bits of all registers are cleared to all zeros on reset, except the Processor Status and Control Register (Figure 20-1). All registers not listed are reserved, and should never be written by firmware. All bits marked as reserved should always be written as 0 and be treated as undefined by reads.

Table 8-1. I/O Register Summary

| Register Name | I/O Address | Read/Write | Function | Fig. |
|---------------------------|-------------|------------|---|------|
| Port 0 Data | 0x00 | R/W | GPIO Port 0 | 12-2 |
| Port 1 Data | 0x01 | R/W | GPIO Port 1 | 12-3 |
| Port 2 Data | 0x02 | R | Auxiliary input register for D+, D-, VREG, XTALIN | 12-8 |
| Port 0 Interrupt Enable | 0x04 | W | Interrupt enable for pins in Port 0 | 21-4 |
| Port 1 Interrupt Enable | 0x05 | W | Interrupt enable for pins in Port 1 | 21-5 |
| Port 0 Interrupt Polarity | 0x06 | W | Interrupt polarity for pins in Port 0 | 21-6 |
| Port 1 Interrupt Polarity | 0x07 | W | Interrupt polarity for pins in Port 1 | 21-7 |
| Port 0 Mode0 | 0x0A | W | Controls output configuration for Port 0 | 12-4 |
| Port 0 Mode1 | 0x0B | W | | 12-5 |
| Port 1 Mode0 | 0x0C | W | Controls output configuration for Port 1 | 12-6 |
| Port 1 Mode1 | 0x0D | W | | 12-7 |

The microcontroller begins execution from ROM address 0x0000 after a LVR, BOR, or WDR reset. Although this looks like interrupt vector 0, there is an important difference. Reset processing does NOT push the program counter, carry flag, and zero flag onto program stack. Attempting to execute either a RET or RETI in the reset handler will cause unpredictable execution results.

The following events take place on reset. More details on the various resets are given in the following sections.

1. All registers are reset to their default states (all bits cleared, except in Processor Status and Control Register).
2. GPIO and USB pins are set to high-impedance state.
3. The VREG pin is set to high-impedance state.
4. Interrupts are disabled.
5. USB operation is disabled and must be enabled by firmware if desired, as explained in Section 14.1.
6. For a BOR or LVR, the external oscillator is disabled and Internal Clock mode is activated, followed by a time-out period t_{START} for V_{CC} to stabilize. A WDR does not change the clock mode, and there is no delay for V_{CC} stabilization on a WDR. Note that the External Oscillator Enable (Bit 0, Figure 9-2) will be cleared by a WDR, but it does not take effect until suspend mode is entered.
7. The Program Stack Pointer (PSP) and Data Stack Pointer (DSP) reset to address 0x00. Firmware should move the DSP for USB applications, as explained in Section 6.5.
8. Program execution begins at address 0x0000 after the appropriate time-out period.

10.1 Low-voltage Reset (LVR)

When V_{CC} is first applied to the chip, the internal oscillator is started and the Low-voltage Reset is initially enabled by default. At the point where V_{CC} has risen above V_{LVR} (see Section 25.0 for the value of V_{LVR}), an internal counter starts counting for a period of t_{START} (see Section 26.0 for the value of t_{START}). During this t_{START} time, the microcontroller enters a partial suspend state to wait for V_{CC} to stabilize before it begins executing code from address 0x0000.

As long as the LVR circuit is enabled, this reset sequence repeats whenever the V_{CC} pin voltage drops below V_{LVR} . The LVR can be disabled by firmware by setting the Low-voltage

Reset Disable bit in the Clock Configuration Register (Figure 9-2). In addition, the LVR is automatically disabled in suspend mode to save power. If the LVR was enabled before entering suspend mode, it becomes active again once the suspend mode ends.

When LVR is disabled during normal operation (i.e., by writing '0' to the Low-voltage Reset Disable bit in the Clock Configuration Register), the chip may enter an unknown state if V_{CC} drops below V_{LVR} . Therefore, LVR should be enabled at all times during normal operation. If LVR is disabled (i.e., by firmware or during suspend mode), a secondary low-voltage monitor, BOR, becomes active, as described in the next section. The LVR/BOR Reset bit of the Processor Status and Control Register (Figure 20-1), is set to '1' if either a LVR or BOR has occurred.

10.2 Brown Out Reset (BOR)

The Brown Out Reset (BOR) circuit is always active and behaves like the POR. BOR is asserted whenever the V_{CC} voltage to the device is below an internally defined trip voltage of approximately 2.5V. The BOR re-enables LVR. That is, once V_{CC} drops and trips BOR, the part remains in reset until V_{CC} rises above V_{LVR} . At that point, the t_{START} delay occurs before normal operation resumes, and the microcontroller starts executing code from address 0x00 after the t_{START} delay.

In suspend mode, only the BOR detection is active, giving a reset if V_{CC} drops below approximately 2.5V. Since the device is suspended and code is not executing, this lower reset voltage is safe for retaining the state of all registers and memory. Note that in suspend mode, LVR is disabled as discussed in Section 10.1.

10.3 Watchdog Reset (WDR)

The Watchdog Timer Reset (WDR) occurs when the internal Watchdog timer rolls over. Writing any value to the write-only Watchdog Reset Register at address 0x26 will clear the timer. The timer will roll over and WDR will occur if it is not cleared within t_{WATCH} (see Figure 10-1) of the last clear. Bit 6 (Watchdog Reset bit) of the Processor Status and Control Register is set to record this event (see Section 20.0 for more details). A Watchdog Timer Reset typically lasts for 2–4 ms, after which the microcontroller begins execution at ROM address 0x0000.




Figure 10-1. Watchdog Reset (WDR, Address 0x26)

14.0 USB Device

The CY7C637xx supports one USB Device Address with three endpoints: EP0, EP1, and EP2.

14.1 USB Address Register

The USB Device Address Register contains a 7-bit USB address and one bit to enable USB communication. This register is cleared during a reset, setting the USB device address to zero and marking this address as disabled. *Figure 14-1* shows the format of the USB Address Register.

| Bit # | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|-----------------------|----------------|-----|-----|-----|-----|-----|-----|
| Bit Name | Device Address Enable | Device Address | | | | | | |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 14-1. USB Device Address Register (Address 0x10)

In either USB or PS/2 mode, this register is cleared by both hardware resets and the USB bus reset. See Section 21.3 for more information on the USB Bus Reset – PS/2 interrupt.

Bit 7: Device Address Enable

This bit must be enabled by firmware before the serial interface engine (SIE) will respond to USB traffic at the address specified in Bit [6:0].

- 1 = Enable USB device address.
- 0 = Disable USB device address.

Bit [6:0]: Device Address Bit [6:0]

These bits must be set by firmware during the USB enumeration process (i.e., SetAddress) to the non-zero address assigned by the USB host.

14.2 USB Control Endpoint

All USB devices are required to have an endpoint number 0 (EP0) that is used to initialize and control the USB device. EP0 provides access to the device configuration information and allows generic USB status and control accesses. EP0 is bidirectional as the device can both receive and transmit data. EP0 uses an 8-byte FIFO at SRAM locations 0xF8-0xFF, as shown in Section 8.2.

The EP0 endpoint mode register uses the format shown in *Figure 14-2*.

| Bit # | 7 | 6 | 5 | 4 | 3:0 |
|------------|----------------|-------------|--------------|-------------------|----------|
| Bit Name | SETUP Received | IN Received | OUT Received | ACKed Transaction | Mode Bit |
| Read/Write | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 0 0 0 |

Figure 14-2. Endpoint 0 Mode Register (Address 0x12)

The SIE provides a locking feature to prevent firmware from overwriting bits in the USB Endpoint 0 Mode Register. Writes to the register have no effect from the point that Bit[6:0] of the register are updated (by the SIE) until the firmware reads this register. The CPU can unlock this register by reading it.

Because of these hardware-locking features, firmware should perform an read after a write to the USB Endpoint 0 Mode Register and USB Endpoint 0 Count Register (*Figure 14-4*) to verify that the contents have changed as desired, and that the SIE has not updated these values.

Bit [7:4] of this register are cleared by any non-locked write to this register, regardless of the value written.

Bit 7: SETUP Received

1 = A valid SETUP packet has been received. This bit is forced HIGH from the start of the data packet phase of the SETUP transaction until the start of the ACK packet returned by the SIE. The CPU is prevented from clearing this bit during this interval. While this bit is set to '1', the CPU cannot write to the EP0 FIFO. This prevents firmware from overwriting an incoming SETUP transaction before firmware has a chance to read the SETUP data.

0 = No SETUP received. This bit is cleared by any non-locked writes to the register.

Bit 6: IN Received

1 = A valid IN packet has been received. This bit is updated to '1' after the last received packet in an IN transaction. This bit is cleared by any non-locked writes to the register.

0 = No IN received. This bit is cleared by any non-locked writes to the register.

Bit 5: OUT Received

1 = A valid OUT packet has been received. This bit is updated to '1' after the last received packet in an OUT transaction. This bit is cleared by any non-locked writes to the register.

0 = No OUT received. This bit is cleared by any non-locked writes to the register.

Bit 4: ACKed Transaction

The ACKed Transaction bit is set whenever the SIE engages in a transaction to the register's endpoint that completes with an ACK packet.

- 1 = The transaction completes with an ACK.
- 0 = The transaction does not complete with an ACK.

Bit [3:0]: Mode Bit[3:0]

The endpoint modes determine how the SIE responds to USB traffic that the host sends to the endpoint. For example, if the endpoint Mode Bits [3:0] are set to 0001 which is NAK IN/OUT mode as shown in *Table 22-1*, the SIE will send NAK handshakes in response to any IN or OUT token sent to this endpoint. In this NAK IN/OUT mode, the SIE will send an ACK handshake when the host sends a SETUP token to this endpoint. The mode encoding is shown in *Table 22-1*. Additional information on the mode bits can be found in *Table 22-2* and *Table 22-3*. These modes give the firmware total control on how to respond to different tokens sent to the endpoints from the host.

17.0 Serial Peripheral Interface (SPI)

SPI is a four-wire, full-duplex serial communication interface between a master device and one or more slave devices. The CY7C637xx SPI circuit supports byte serial transfers in either Master or Slave modes. The block diagram of the SPI circuit is shown in *Figure 17-1*. The block contains buffers for both

transmit and receive data for maximum flexibility and throughput. The CY7C637xx can be configured as either an SPI Master or Slave. The external interface consists of Master-Out/Slave-In (MOSI), Master-In/Slave-Out (MISO), Serial Clock (SCK), and Slave Select (SS).

SPI modes are activated by setting the appropriate bits in the SPI Control Register, as described below.




Figure 17-1. SPI Block Diagram

The SPI Data Register below serves as a transmit and receive buffer.

| Bit # | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|----------|-----|-----|-----|-----|-----|-----|-----|
| Bit Name | Data I/O | | | | | | | |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 17-2. SPI Data Register (Address 0x60)

Bit [7:0]: Data I/O[7:0]

Writes to the SPI Data Register load the transmit buffer, while reads from this register read the receive buffer contents.

1 = Logic HIGH

0 = Logic LOW

17.1 Operation as an SPI Master

Only an SPI Master can initiate a byte/data transfer. This is done by the Master writing to the SPI Data Register. The Master shifts out 8 bits of data (MSB first) along with the serial clock SCK for the Slave. The Master's outgoing byte is replaced with an incoming one from a Slave device. When the last bit is received, the shift register contents are transferred to the receive buffer and an interrupt is generated. The receive data must be read from the SPI Data Register before the next byte of data is transferred to the receive buffer, or the data will be lost.

When operating as a Master, an active LOW Slave Select (\overline{SS}) must be generated to enable a Slave for a byte transfer. This Slave Select is generated under firmware control, and is not part of the SPI internal hardware. Any available GPIO can be used for the Master's Slave Select output.

When the Master writes to the SPI Data Register, the data is loaded into the transmit buffer. If the shift register is not busy shifting a previous byte, the TX buffer contents will be automatically transferred into the shift register and shifting will begin. If the shift register is busy, the new byte will be loaded into the shift register only after the active byte has finished and is transferred to the receive buffer. The new byte will then be shifted out. The Transmit Buffer Full (TBF) bit will be set HIGH until the transmit buffer's data-byte is transferred to the shift register. Writing to the transmit buffer while the TBF bit is HIGH will overwrite the old byte in the transmit buffer.

The byte shifting and SCK generation are handled by the hardware (based on firmware selection of the clock source). Data is shifted out on the MOSI pin (P0.5) and the serial clock is output on the SCK pin (P0.7). Data is received from the slave on the MISO pin (P0.6). The output pins must be set to the desired drive strength, and the GPIO data register must be set to 1 to enable a bypass mode for these pins. The MISO pin must be configured in the desired GPIO input mode. See Section 12.0 for GPIO configuration details.

17.2 Master SCK Selection

The Master's SCK is programmable to one of four clock settings, as shown in *Figure 17-1*. The frequency is selected with the Clock Select Bits of the SPI control register. The




Figure 17-4. SPI Data Timing

17.5 SPI Interrupt

For SPI, an interrupt request is generated after a byte is received or transmitted. See Section 21.3 for details on the SPI interrupt.

17.6 SPI Modes for GPIO Pins

The GPIO pins used for SPI outputs (P0.5–P0.7) contain a bypass mode, as shown in the GPIO block diagram (Figure 12-1). Whenever the SPI block is inactive (Mode[5:4] = 00), the bypass value is 1, which enables normal GPIO

operation. When SPI master or slave modes are activated, the appropriate bypass signals are driven by the hardware for outputs, and are held at 1 for inputs. **Note that the corresponding data bits in the Port 0 Data Register must be set to 1 for each pin being used for an SPI output.** In addition, the GPIO modes are not affected by operation of the SPI block, so each pin must be programmed by firmware to the desired drive strength mode.

For GPIO pins that are not used for SPI outputs, the SPI bypass value in Figure 12-1 is always 1, for normal GPIO operation.

Table 17-1. SPI Pin Assignments

| SPI Function | GPIO Pin | Comment |
|----------------------------------|----------|--|
| Slave Select (\overline{SS}) | P0.4 | For Master Mode, Firmware sets \overline{SS} , may use any GPIO pin. For Slave Mode, \overline{SS} is an active LOW input. |
| Master Out, Slave In (MOSI) | P0.5 | Data output for master, data input for slave. |
| Master In, Slave Out (MISO) | P0.6 | Data input for master, data output for slave. |
| SCK | P0.7 | SPI Clock: Output for master, input for slave. |

19.0 Timer Capture Registers

Four 8-bit capture timer registers provide both rising- and falling-edge event timing capture on two pins. Capture Timer A is connected to Pin 0.0, and Capture Timer B is connected to Pin 0.1. These can be used to mark the time at which a rising or falling event occurs at the two GPIO pins. Each timer will

capture eight bits of the free-running timer into its Capture Timer Data Register if a rising or falling edge event that matches the specified rising or falling edge condition at the pin. A prescaler allows selection of the capture timer tick size. Interrupts can be individually enabled for the four capture registers. A block diagram is shown in *Figure 19-1*.




Figure 19-1. Capture Timers Block Diagram

The four Capture Timer Data Registers are read-only, and are shown in *Figure 19-2* through *Figure 19-5*.

Out of the 12-bit free running timer, the 8-bit captured in the Capture Timer Data Registers are determined by the Prescale Bit [2:0] in the Capture Timer Configuration Register (*Figure 19-7*).

| Bit # | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|-----------------------|---|---|---|---|---|---|---|
| Bit Name | Capture A Rising Data | | | | | | | |
| Read/Write | R | R | R | R | R | R | R | R |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 19-2. Capture Timer A-Rising, Data Register (Address 0x40)

| Bit # | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|------------------------|---|---|---|---|---|---|---|
| Bit Name | Capture A Falling Data | | | | | | | |
| Read/Write | R | R | R | R | R | R | R | R |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 19-3. Capture Timer A-Falling, Data Register (Address 0x41)

| Bit # | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|-----------------------|---|---|---|---|---|---|---|
| Bit Name | Capture B Rising Data | | | | | | | |
| Read/Write | R | R | R | R | R | R | R | R |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 19-4. Capture Timer B-Rising, Data Register (Address 0x42)

| Bit # | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|------------------------|---|---|---|---|---|---|---|
| Bit Name | Capture B Falling Data | | | | | | | |
| Read/Write | R | R | R | R | R | R | R | R |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 19-5. Capture Timer B-Falling, Data Register (Address 0x43)

| Bit # | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|----------|---|---|---|-------------------------|------------------------|-------------------------|------------------------|
| Bit Name | Reserved | | | | Capture B Falling Event | Capture B Rising Event | Capture A Falling Event | Capture A Rising Event |
| Read/Write | - | - | - | - | R | R | R | R |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 19-6. Capture Timer Status Register (Address 0x45)

Bit [7:4]: Reserved.

Bit [3:0]: Capture A/B, Falling/Rising Event

These bits record the occurrence of any rising or falling edges on the capture GPIO pins. Bits in this register are cleared by reading the corresponding data register.

1 = A rising or falling event that matches the pin's rising/falling condition has occurred.

0 = No event that matches the pin's rising or falling edge condition.

Because both Capture A events (rising and falling) share an interrupt, user's firmware needs to check the status of both Capture A Falling and Rising Event bits to determine what caused the interrupt. This is also true for Capture B events.

| Bit # | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|-----------------|--------------------|-----|-----|------------------------------|-----------------------------|------------------------------|-----------------------------|
| Bit Name | First Edge Hold | Prescale Bit [2:0] | | | Capture B Falling Int Enable | Capture B Rising Int Enable | Capture A Falling Int Enable | Capture A Rising Int Enable |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 19-7. Capture Timer Configuration Register (Address 0x44)

Bit 7: First Edge Hold

1 = The time of the first occurrence of an edge is held in the Capture Timer Data Register until the data is read. Subsequent edges are ignored until the Capture Timer Data Register is read.

0 = The time of the most recent edge is held in the Capture Timer Data Register. That is, if multiple edges have occurred before reading the capture timer, the time for the last one will be read (default state).

The First Edge Hold function applies globally to all four capture timers.

Bit [6:4]: Prescale Bit [2:0]

Three prescaler bits allow the capture timer clock rate to be selected among 5 choices, as shown in *Table 19-1* below.

Bit [3:0]: Capture A/B, Rising/Falling Interrupt Enable

Each of the four Capture Timer registers can be individually enabled to provide interrupts.

Both Capture A events share a common interrupt request, as do the two Capture B events. In addition to the event enables, the main Capture Interrupt Enables bit in the Global Interrupt Enable register (Section 21.0) must be set to activate a capture interrupt.

1 = Enable interrupt

0 = Disable interrupt

Table 19-1. Capture Timer Prescalar Settings (Step size and range for $F_{CLK} = 6 \text{ MHz}$)

| Prescale 2:0 | Captured Bits | LSB Step Size | Range |
|--------------|---------------------------------|------------------|-------------------|
| 000 | Bits 7:0 of free-running timer | 1 μs | 256 μs |
| 001 | Bits 8:1 of free-running timer | 2 μs | 512 μs |
| 010 | Bits 9:2 of free-running timer | 4 μs | 1.024 ms |
| 011 | Bits 10:3 of free-running timer | 8 μs | 2.048 ms |
| 100 | Bits 11:4 of free-running timer | 16 μs | 4.096 ms |

20.0 Processor Status and Control Register

| Bit # | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|-------------|----------------|---------------------|---------------|---------|------------------------|----------|-----|
| Bit Name | IRQ Pending | Watchdog Reset | Bus Interrupt Event | LVR/BOR Reset | Suspend | Interrupt Enable Sense | Reserved | Run |
| Read/Write | R | R/W | R/W | R/W | R/W | R | - | R/W |
| Reset | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |

Figure 20-1. Processor Status and Control Register (Address 0xFF)

Bit 7: IRQ Pending

When an interrupt is generated, it is registered as a pending interrupt. The interrupt will remain pending until its interrupt enable bit is set (*Figure 21-1* and *Figure 21-2*) and interrupts are globally enabled (Bit 2, Processor Status and Control Register). At that point the internal interrupt handling sequence will clear the IRQ Pending bit until another interrupt is detected as pending. This bit is only valid if the Global Interrupt Enable bit is disabled.

1 = There are pending interrupts.

0 = No pending interrupts.

Bit 6: Watchdog Reset

The Watchdog Timer Reset (WDR) occurs when the internal Watchdog timer rolls over. The timer will roll over and WDR will occur if it is not cleared within t_{WATCH} (see Section 26.0 for the value of t_{WATCH}). This bit is cleared by an LVR/BOR. Note that a Watchdog reset can occur with a POR/LVR/BOR event, as discussed at the end of this section.

1 = A Watchdog reset occurs.

0 = No Watchdog reset

Bit 5: Bus Interrupt Event

The Bus Reset Status is set whenever the event for the USB Bus Reset or PS/2 Activity interrupt occurs. The event type (USB or PS/2) is selected by the state of the USB-PS/2 Interrupt Mode bit in the USB Status and Control Register (see *Figure 13-1*). The details on the event conditions that set this bit are given in Section 21.3. In either mode, this bit is set as soon as the event has lasted for 128–256 μ s, and the bit will be set even if the interrupt is not enabled. The bit is only cleared by firmware or LVR/WDR.

1 = A USB reset occurred or PS/2 Activity is detected, depending on USB-PS/2 Interrupt Select bit.

0 = No event detected since last cleared by firmware or LVR/WDR.

Bit 4: LVR/BOR Reset

The Low-voltage or Brown-out Reset is set to '1' during a power-on reset. Firmware can check bits 4 and 6 in the reset handler to determine whether a reset was caused by a LVR/BOR condition or a Watchdog timeout. This bit is not affected by WDR. Note that a LVR/BOR event may be followed by a Watchdog reset before firmware begins executing, as explained at the end of this section.

1 = A POR or LVR has occurred.

0 = No POR nor LVR since this bit last cleared.

Bit 3: Suspend

Writing a '1' to the Suspend bit will halt the processor and cause the microcontroller to enter the suspend mode that significantly reduces power consumption. An interrupt or USB bus activity will cause the device to come out of suspend. After coming out of suspend, the device will resume firmware execution at the instruction following the IOWR which put the part into suspend. When writing the suspend bit with a resume condition present (such as non-idle USB activity), the suspend state will still be entered, followed immediately by the wake-up process (with appropriate delays for the clock start-up). See Section 11.0 for more details on suspend mode operation.

1 = Suspend the processor.

0 = Not in suspend mode. Cleared by the hardware when resuming from suspend.

Bit 2: Interrupt Enable Sense

This bit shows whether interrupts are enabled or disabled. Firmware has no direct control over this bit as writing a zero or one to this bit position will have no effect on interrupts. This bit is further gated with the bit settings of the Global Interrupt Enable Register (*Figure 21-1*) and USB Endpoint Interrupt Enable Register (*Figure 21-2*). Instructions DI, EI, and RETI manipulate the state of this bit.

1 = Interrupts are enabled.

0 = Interrupts are masked off.

Bit 1: Reserved. Must be written as a 0.

Bit 0: Run

This bit is manipulated by the HALT instruction. When Halt is executed, the processor clears the run bit and halts at the end of the current instruction. The processor remains halted until a reset occurs (low-voltage, brown-out, or Watchdog). This bit should normally be written as a '1'.

During power-up, or during a low-voltage reset, the Processor Status and Control Register is set to 00010001, which indicates a LVR/BOR (bit 4 set) has occurred and no interrupts are pending (bit 7 clear). Note that during the t_{START} ms partial suspend at start-up (explained in Section 10.1), a Watchdog Reset will also occur. When a WDR occurs during the power-up suspend interval, firmware would read 01010001 from the Status and Control Register after power-up. Normally the LVR/BOR bit should be cleared so that a subsequent WDR can be clearly identified. *Note that if a USB bus reset (long SE0) is received before firmware examines this register, the Bus Interrupt Event bit would also be set.*

During a Watchdog Reset, the Processor Status and Control Register is set to 01XX0001, which indicates a Watchdog Reset (bit 4 set) has occurred and no interrupts are pending (bit 7 clear).

21.0 Interrupts

Interrupts can be generated by the GPIO lines, the internal free-running timer, the SPI block, the capture timers, on various USB events, PS/2 activity, or by the wake-up timer. All interrupts are maskable by the Global Interrupt Enable Register and the USB End Point Interrupt Enable Register. Writing a '1' to a bit position enables the interrupt associated with that bit position. During a reset, the contents of the interrupt enable registers are cleared, along with the Global Interrupt enable bit of the CPU, effectively disabling all interrupts.

The interrupt controller contains a separate flip-flop for each interrupt. See *Figure 21-3* for the logic block diagram of the interrupt controller. When an interrupt is generated it is first registered as a pending interrupt. It will stay pending until it is serviced or a reset occurs. A pending interrupt will only generate an interrupt request if it is enabled by the corresponding bit in the interrupt enable registers. The highest priority interrupt request will be serviced following the completion of the currently executing instruction.

When servicing an interrupt, the hardware will first disable all interrupts by clearing the Global Interrupt Enable bit in the CPU (the state of this bit can be read at Bit 2 of the Processor Status and Control Register). Next, the flip-flop of the current interrupt is cleared. This is followed by an automatic CALL instruction to the ROM address associated with the interrupt being serviced (i.e., the Interrupt Vector, see Section 21.1). The instruction in the interrupt table is typically a JMP instruction to the address of the Interrupt Service Routine (ISR). The user can re-enable interrupts in the interrupt service routine by executing an EI instruction. Interrupts can be nested to a level limited only by the available stack space.

The Program Counter value as well as the Carry and Zero flags (CF, ZF) are stored onto the Program Stack by the automatic CALL instruction generated as part of the interrupt acknowledge process. The user firmware is responsible for ensuring that the processor state is preserved and restored during an interrupt. The PUSH A instruction should typically be used as the first command in the ISR to save the accumulator value and the POP A instruction should be used just before the RETI instruction to restore the accumulator value. The program counter, CF and ZF are restored and interrupts are enabled when the RETI instruction is executed.

The DI and EI instructions can be used to disable and enable interrupts, respectively. These instructions affect only the Global Interrupt Enable bit of the CPU. If desired, EI can be used to re-enable interrupts while inside an ISR, instead of waiting for the RETI that exits the ISR. While the global interrupt enable bit is cleared, the presence of a pending

interrupt can be detected by examining the IRQ Sense bit (Bit 7 in the Processor Status and Control Register).

21.1 Interrupt Vectors

The Interrupt Vectors supported by the device are listed in *Table 21-1*. The highest priority interrupt is #1 (USB Bus Reset / PS/2 activity), and the lowest priority interrupt is #11 (Wake-up Timer). Although Reset is not an interrupt, the first instruction executed after a reset is at ROM address 0x0000, which corresponds to the first entry in the Interrupt Vector Table. Interrupt vectors occupy two bytes to allow for a two-byte JMP instruction to the appropriate Interrupt Service Routine (ISR).

Table 21-1. Interrupt Vector Assignments

| Interrupt Vector Number | ROM Address | Function |
|-------------------------|-------------|--|
| not applicable | 0x0000 | Execution after Reset begins here |
| 1 | 0x0002 | USB Bus Reset or PS/2 Activity interrupt |
| 2 | 0x0004 | 128-μs timer interrupt |
| 3 | 0x0006 | 1.024-ms timer interrupt |
| 4 | 0x0008 | USB Endpoint 0 interrupt |
| 5 | 0x000A | USB Endpoint 1 interrupt |
| 6 | 0x000C | USB Endpoint 2 interrupt |
| 7 | 0x000E | SPI Interrupt |
| 8 | 0x0010 | Capture Timer A interrupt |
| 9 | 0x0012 | Capture Timer B interrupt |
| 10 | 0x0014 | GPIO interrupt |
| 11 | 0x0016 | Wake-up Timer interrupt |

21.2 Interrupt Latency

Interrupt latency can be calculated from the following equation:

$$\begin{aligned} \text{Interrupt Latency} = & \text{(Number of clock cycles remaining in the} \\ & \text{current instruction)} \\ & + \text{(10 clock cycles for the CALL} \\ & \text{instruction)} \\ & + \text{(5 clock cycles for the JMP instruction)} \end{aligned}$$

For example, if a 5 clock cycle instruction such as JC is being executed when an interrupt occurs, the first instruction of the Interrupt Service Routine will execute a minimum of 16 clocks (1+10+5) or a maximum of 20 clocks (5+10+5) after the interrupt is issued. With a 6-MHz external resonator, internal CPU clock speed is 12 MHz, so 20 clocks take 20/12 MHz = 1.67 μs.

21.3 Interrupt Sources

The following sections provide details on the different types of interrupt sources.

| Bit # | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|--------------------------|-----------------------|------------------------------|------------------------------|----------------------|---------------------------|-------------------------------|--|
| Bit Name | Wake-up Interrupt Enable | GPIO Interrupt Enable | Capture Timer B Intr. Enable | Capture Timer A Intr. Enable | SPI Interrupt Enable | 1.024-ms Interrupt Enable | 128- μ s Interrupt Enable | USB Bus Reset / PS/2 Activity Intr. Enable |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 21-1. Global Interrupt Enable Register (Address 0x20)

Bit 7: Wake-up Interrupt Enable

The internal wake-up timer is normally used to wake the part from suspend mode, but it can also provide an interrupt when the part is awake. The wake-up timer is cleared whenever the Wake-up Interrupt Enable bit is written to a 0, and runs whenever that bit is written to a 1. When the interrupt is enabled, the wake-up timer provides periodic interrupts at multiples of period, as described in Section 11.2.

1 = Enable wake-up timer for periodic wake-up.

0 = Disable and power-off wake-up timer.

Bit 6: GPIO Interrupt Enable

Each GPIO pin can serve as an interrupt input. During a reset, GPIO interrupts are disabled by clearing all GPIO interrupt enable registers. Writing a '1' to a GPIO Interrupt Enable bit enables GPIO interrupts from the corresponding input pin. These registers are shown in *Figure 21-4* for Port 0 and *Figure 21-5* for Port 1. In addition to enabling the desired individual pins for interrupt, the main GPIO interrupt must be enabled, as explained in Section 21.0.

The polarity that triggers an interrupt is controlled independently for each GPIO pin by the GPIO Interrupt Polarity Registers. Setting a Polarity bit to '0' allows an interrupt on a falling GPIO edge, while setting a Polarity bit to '1' allows an interrupt on a rising GPIO edge. The Polarity Registers reset to 0 and are shown in *Figure 21-6* for Port 0 and *Figure 21-7* for Port 1.

All of the GPIO pins share a single interrupt vector, which means the firmware will need to read the GPIO ports with enabled interrupts to determine which pin or pins caused an interrupt. The GPIO interrupt structure is illustrated in *Figure 21-8*.

Note that if one port pin triggered an interrupt, no other port pins can cause a GPIO interrupt until that port pin has returned to its inactive (non-trigger) state or its corresponding port interrupt enable bit is cleared. The CY7C637xx does not assign interrupt priority to different port pins and the Port Interrupt Enable Registers are not affected by the interrupt acknowledge process.

1 = Enable

0 = Disable

Bit [5:4]: Capture Timer A and B Interrupts

There are two capture timer interrupts, one for each associated pin. Each of these interrupts occurs on an enabled

edge of the selected GPIO pin(s). For each pin, rising and/or falling edge capture interrupts can be in selected. Refer to Section 19.0. These interrupts are independent of the GPIO interrupt, described in the next section.

1 = Enable

0 = Disable

Bit 3: SPI Interrupt Enable

The SPI interrupt occurs at the end of each SPI byte transaction, at the final clock edge, as shown in *Figure 17-4*. After the interrupt, the received data byte can be read from the SPI Data Register, and the TCMP control bit will be high

1 = Enable

0 = Disable

Bit 2: 1.024-ms Interrupt Enable

The 1.024-ms interrupts are periodic timer interrupts from the free-running timer (based on the 6-MHz clock). The user should disable this interrupt before going into the suspend mode to avoid possible conflicts between servicing the timer interrupts (128- μ s interrupt and 1.024-ms interrupt) first or the suspend request first when waking up.

1 = Enable. Periodic interrupts will be generated approximately every 1.024 ms.

0 = Disable.

Bit 1: 128- μ s Interrupt Enable

The 128- μ s interrupt is another source of timer interrupt from the free-running timer. The user should disable both timer interrupts (128- μ s and 1.024-ms) before going into the suspend mode to avoid possible conflicts between servicing the timer interrupts first or the suspend request first when waking up.

1 = Enable. Periodic interrupts will be generated approximately every 128 μ s.

0 = Disable.

Bit 0: USB Bus Reset - PS/2 Interrupt Enable

The function of this interrupt is selectable between detection of either a USB bus reset condition, or PS/2 activity. The selection is made with the USB-PS/2 Interrupt Mode bit in the USB Status and Control Register (*Figure 13-1*). In either case, the interrupt will occur if the selected condition exists for 256 μ s, and may occur as early as 128 μ s.

The response of the SIE can be summarized as follows:

1. The SIE will only respond to valid transactions, and will ignore non-valid ones.
2. The SIE will generate an interrupt when a valid transaction is completed or when the FIFO is corrupted. FIFO corruption occurs during an OUT or SETUP transaction to a valid internal address, that ends with a non-valid CRC.
3. An incoming Data packet is valid if the count is \leq Endpoint Size + 2 (includes CRC) and passes all error checking;
4. An IN will be ignored by an OUT configured endpoint and visa versa.
5. The IN and OUT PID status is updated at the end of a transaction.
6. The SETUP PID status is updated at the beginning of the Data packet phase.
7. The entire Endpoint 0 mode register and the Count register are locked to CPU writes at the end of any transaction to that endpoint in which an ACK is transferred. These registers are only unlocked by a CPU read of these registers, and only if that read happens after the transaction completes. This represents about a 1- μ s window in which the CPU is locked from register writes to these USB registers. Normally the firmware should perform a register read at the beginning of the Endpoint ISRs to unlock and get the mode register information. The interlock on the Mode and Count registers ensures that the firmware recognizes the changes that the SIE might have made during the previous transaction.

Table 22-3. Details of Modes for Differing Traffic Conditions

| End Point Mode | | | | | | | | | | | PID | | | | Set End Point Mode | | | | | | |
|-----------------------------|---|---|---|------------|-------|--------|---------|---------|---------|---------|-------|----|-----|-----|--------------------|---|---|---|-----------|-----|--|
| 3 | 2 | 1 | 0 | Rcvd Token | Count | Buffer | Dval | DTOG | DVAL | COUNT | SETUP | IN | OUT | ACK | 3 | 2 | 1 | 0 | Response | Int | |
| SETUP Packet (if accepting) | | | | | | | | | | | | | | | | | | | | | |
| See22-1 | | | | SETUP | <= 10 | data | valid | updates | 1 | updates | 1 | UC | UC | 1 | 0 | 0 | 0 | 1 | ACK | yes | |
| See22-1 | | | | SETUP | > 10 | junk | x | updates | updates | updates | 1 | UC | UC | UC | NoChange | | | | Ignore | yes | |
| See 22-1 | | | | SETUP | x | junk | invalid | updates | 0 | updates | 1 | UC | UC | UC | NoChange | | | | Ignore | yes | |
| Disabled | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 0 | 0 | x | x | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | | | | Ignore | no | |
| NAK IN/OUT | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 0 | 1 | OUT | x | UC | x | UC | UC | UC | UC | UC | 1 | UC | NoChange | | | | NAK | yes | |
| 0 | 0 | 0 | 1 | OUT | > 10 | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | | | | Ignore | no | |
| 0 | 0 | 0 | 1 | OUT | x | UC | invalid | UC | UC | UC | UC | UC | UC | UC | NoChange | | | | Ignore | no | |
| 0 | 0 | 0 | 1 | IN | x | UC | x | UC | UC | UC | UC | 1 | UC | UC | NoChange | | | | NAK | yes | |
| Ignore IN/OUT | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 0 | 0 | OUT | x | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | | | | Ignore | no | |
| 0 | 1 | 0 | 0 | IN | x | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | | | | Ignore | no | |
| STALL IN/OUT | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 1 | 1 | OUT | x | UC | x | UC | UC | UC | UC | UC | 1 | UC | NoChange | | | | STALL | yes | |
| 0 | 0 | 1 | 1 | OUT | > 10 | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | | | | Ignore | no | |
| 0 | 0 | 1 | 1 | OUT | x | UC | invalid | UC | UC | UC | UC | UC | UC | UC | NoChange | | | | Ignore | no | |
| 0 | 0 | 1 | 1 | IN | x | UC | x | UC | UC | UC | UC | 1 | UC | UC | NoChange | | | | STALL | yes | |
| Control Write | | | | | | | | | | | | | | | | | | | | | |
| ACK OUT/NAK IN | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 1 | 1 | OUT | <= 10 | data | valid | updates | 1 | updates | UC | UC | 1 | 1 | 0 | 0 | 0 | 1 | ACK | yes | |
| 1 | 0 | 1 | 1 | OUT | > 10 | junk | x | updates | updates | updates | UC | UC | 1 | UC | NoChange | | | | Ignore | yes | |
| 1 | 0 | 1 | 1 | OUT | x | junk | invalid | updates | 0 | updates | UC | UC | 1 | UC | NoChange | | | | Ignore | yes | |
| 1 | 0 | 1 | 1 | IN | x | UC | x | UC | UC | UC | UC | 1 | UC | UC | NoChange | | | | NAK | yes | |
| NAK OUT/Status IN | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 1 | 0 | OUT | <= 10 | UC | valid | UC | UC | UC | UC | UC | 1 | UC | NoChange | | | | NAK | yes | |
| 1 | 0 | 1 | 0 | OUT | > 10 | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | | | | Ignore | no | |
| 1 | 0 | 1 | 0 | OUT | x | UC | invalid | UC | UC | UC | UC | UC | UC | UC | NoChange | | | | Ignore | no | |
| 1 | 0 | 1 | 0 | IN | x | UC | x | UC | UC | UC | UC | 1 | UC | 1 | NoChange | | | | TX 0 Byte | yes | |
| Status IN Only | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 1 | 0 | OUT | <= 10 | UC | valid | UC | UC | UC | UC | UC | 1 | UC | 0 | 0 | 1 | 1 | STALL | yes | |
| 0 | 1 | 1 | 0 | OUT | > 10 | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | | | | Ignore | no | |
| 0 | 1 | 1 | 0 | OUT | x | UC | invalid | UC | UC | UC | UC | UC | UC | UC | NoChange | | | | Ignore | no | |
| 0 | 1 | 1 | 0 | IN | x | UC | x | UC | UC | UC | UC | 1 | UC | 1 | NoChange | | | | TX 0 Byte | yes | |

Table 22-3. Details of Modes for Differing Traffic Conditions (continued)

| Control Read | | | | | | | | | | | | | | | | | | | | |
|--------------------------------------|---|---|---|-------|-------|---------|---------|---------|---------|---------|-------|----|-----|-----|----------|--------|-----|------------|----------|-----|
| ACK IN/Status OUT | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 1 | 1 | OUT | 2 | UC | valid | 1 | 1 | updates | UC | UC | 1 | 1 | NoChange | ACK | yes | | | |
| 1 | 1 | 1 | 1 | OUT | 2 | UC | valid | 0 | 1 | updates | UC | UC | 1 | UC | 0 | 0 | 1 | 1 | STALL | yes |
| 1 | 1 | 1 | 1 | OUT | !=2 | UC | valid | updates | 1 | updates | UC | UC | 1 | UC | 0 | 0 | 1 | 1 | STALL | yes |
| 1 | 1 | 1 | 1 | OUT | > 10 | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | Ignore | no | | | |
| 1 | 1 | 1 | 1 | OUT | x | UC | invalid | UC | UC | UC | UC | UC | UC | UC | NoChange | Ignore | no | | | |
| 1 | 1 | 1 | 1 | IN | x | UC | x | UC | UC | UC | UC | 1 | UC | 1 | 1 | 1 | 0 | ACK (back) | yes | |
| NAK IN/Status OUT | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 1 | 0 | OUT | 2 | UC | valid | 1 | 1 | updates | UC | UC | 1 | 1 | NoChange | ACK | yes | | | |
| 1 | 1 | 1 | 0 | OUT | 2 | UC | valid | 0 | 1 | updates | UC | UC | 1 | UC | 0 | 0 | 1 | 1 | STALL | yes |
| 3 | 2 | 1 | 0 | token | count | buffer | dval | DTOG | DVAL | COUNT | SETUP | IN | OUT | ACK | 3 | 2 | 1 | 0 | response | int |
| 1 | 1 | 1 | 0 | OUT | !=2 | UC | valid | updates | 1 | updates | UC | UC | 1 | UC | 0 | 0 | 1 | 1 | STALL | yes |
| 1 | 1 | 1 | 0 | OUT | > 10 | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | Ignore | no | | | |
| 1 | 1 | 1 | 0 | OUT | x | UC | invalid | UC | UC | UC | UC | UC | UC | UC | NoChange | Ignore | no | | | |
| 1 | 1 | 1 | 0 | IN | x | UC | x | UC | UC | UC | UC | 1 | UC | UC | NoChange | NAK | yes | | | |
| Status OUT Only | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 1 | 0 | OUT | 2 | UC | valid | 1 | 1 | updates | UC | UC | 1 | 1 | NoChange | ACK | yes | | | |
| 0 | 0 | 1 | 0 | OUT | 2 | UC | valid | 0 | 1 | updates | UC | UC | 1 | UC | 0 | 0 | 1 | 1 | STALL | yes |
| 0 | 0 | 1 | 0 | OUT | !=2 | UC | valid | updates | 1 | updates | UC | UC | 1 | UC | 0 | 0 | 1 | 1 | STALL | yes |
| 0 | 0 | 1 | 0 | OUT | > 10 | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | Ignore | no | | | |
| 0 | 0 | 1 | 0 | OUT | x | UC | invalid | UC | UC | UC | UC | UC | UC | UC | NoChange | Ignore | no | | | |
| 0 | 0 | 1 | 0 | IN | x | UC | x | UC | UC | UC | UC | 1 | UC | UC | 0 | 0 | 1 | 1 | STALL | yes |
| OUT Endpoint | | | | | | | | | | | | | | | | | | | | |
| ACK OUT, STALL Bit = 0 (Figure 14-3) | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 0 | 1 | OUT | <= 10 | data | valid | updates | 1 | updates | UC | UC | 1 | 1 | 1 | 0 | 0 | 0 | ACK | yes |
| 1 | 0 | 0 | 1 | OUT | > 10 | junk | x | updates | updates | updates | UC | UC | 1 | UC | NoChange | Ignore | yes | | | |
| 1 | 0 | 0 | 1 | OUT | x | junk | invalid | updates | 0 | updates | UC | UC | 1 | UC | NoChange | Ignore | yes | | | |
| 1 | 0 | 0 | 1 | IN | x | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | Ignore | no | | | |
| ACK OUT, STALL Bit = 1 (Figure 14-3) | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 0 | 1 | OUT | <= 10 | UC | valid | UC | UC | UC | UC | UC | 1 | UC | NoChange | STALL | yes | | | |
| 1 | 0 | 0 | 1 | OUT | > 10 | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | Ignore | no | | | |
| 1 | 0 | 0 | 1 | OUT | x | UC | invalid | UC | UC | UC | UC | UC | UC | UC | NoChange | Ignore | no | | | |
| 1 | 0 | 0 | 1 | IN | x | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | Ignore | no | | | |
| NAK OUT | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 0 | 0 | OUT | <= 10 | UC | valid | UC | UC | UC | UC | UC | 1 | UC | NoChange | NAK | yes | | | |
| 1 | 0 | 0 | 0 | OUT | > 10 | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | Ignore | no | | | |
| 1 | 0 | 0 | 0 | OUT | x | UC | invalid | UC | UC | UC | UC | UC | UC | UC | NoChange | Ignore | no | | | |
| 1 | 0 | 0 | 0 | IN | x | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | Ignore | no | | | |
| Reserved | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 0 | 1 | OUT | x | updates | updates | updates | updates | updates | UC | UC | 1 | 1 | NoChange | RX | yes | | | |
| 0 | 1 | 0 | 1 | IN | x | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | Ignore | no | | | |
| IN Endpoint | | | | | | | | | | | | | | | | | | | | |
| ACK IN, STALL Bit = 0 (Figure 14-3) | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 0 | 1 | OUT | x | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | Ignore | no | | | |
| 1 | 1 | 0 | 1 | IN | x | UC | x | UC | UC | UC | UC | 1 | UC | 1 | 1 | 1 | 0 | ACK (back) | yes | |
| ACK IN, STALL Bit = 1 (Figure 14-3) | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 0 | 1 | OUT | x | UC | x | UC | UC | UC | UC | UC | UC | UC | NoChange | Ignore | no | | | |
| 1 | 1 | 0 | 1 | IN | x | UC | x | UC | UC | UC | UC | 1 | UC | UC | NoChange | STALL | yes | | | |
| NAK IN | | | | | | | | | | | | | | | | | | | | |

24.0 Absolute Maximum Ratings

| | |
|--|--------------------------|
| Storage Temperature | –65°C to +150°C |
| Ambient Temperature with Power Applied | –0°C to +70°C |
| Supply Voltage on V_{CC} Relative to V_{SS} | –0.5V to +7.0V |
| DC Input Voltage | –0.5V to + $V_{CC}+0.5V$ |
| DC Voltage Applied to Outputs in High Z State | –0.5V to + $V_{CC}+0.5V$ |
| Maximum Total Sink Output Current into Port 0 and 1 and Pins | 70 mA |
| Maximum Total Source Output Current into Port 0 and 1 and Pins | 30 mA |
| Maximum On-chip Power Dissipation on any GPIO Pin | 50 mW |
| Power Dissipation | 300 mW |
| Static Discharge Voltage | >2000V |
| Latch-up Current | > 200 mA |

25.0 DC Characteristics FOSC = 6 MHz; Operating Temperature = 0 to 70°C

| | Parameter | Conditions | Min. | Max. | Unit |
|---------------------------------------|---|---|-----------|------|---------------|
| General | | | | | |
| V_{CC1} | Operating Voltage | Note 4 | V_{LVR} | 5.5 | V |
| V_{CC2} | Operating Voltage | Note 4 | 4.35 | 5.25 | V |
| I_{CC1} | V_{CC} Operating Supply Current – Internal Oscillator Mode Typical $I_{CC1} = 16 \text{ mA}^{[5]}$ | $V_{CC} = 5.5V$, no GPIO loading $V_{CC} = 5.0V$, T = Room Temperature | | 20 | mA |
| I_{CC2} | V_{CC} Operating Supply Current – External Oscillator Mode Typical $I_{CC2} = 13 \text{ mA}^{[5]}$ | $V_{CC} = 5.5V$, no GPIO loading $V_{CC} = 5.0V$, T = Room Temperature | | 17 | mA |
| I_{SB1} | Standby Current – No Wake-up Osc | Oscillator off, D– > 2.7V | | 25 | μA |
| I_{SB2} | Standby Current – With Wake-up Osc | Oscillator off, D– > 2.7V | | 75 | μA |
| V_{PP} | Programming Voltage (disabled) | | –0.4 | 0.4 | V |
| T_{RSNTR} | Resonator Start-up Interval | $V_{CC} = 5.0V$, ceramic resonator | | 256 | μs |
| I_{IL} | Input Leakage Current | Any I/O pin | | 1 | μA |
| I_{SNK} | Max I_{SS} GPIO Sink Current | Cumulative across all ports ^[6] | | 70 | mA |
| I_{SRC} | Max I_{CC} GPIO Source Current | Cumulative across all ports ^[6] | | 30 | mA |
| Low-Voltage and Power-on Reset | | | | | |
| V_{LVR} | Low-Voltage Reset Trip Voltage | V_{CC} below V_{LVR} for >100 ns ^[7] | 3.5 | 4.0 | V |
| t_{VCCS} | V_{CC} Power-on Slew Time | linear ramp: 0 to 4V ^[8] | | 100 | ms |
| USB Interface | | | | | |
| V_{REG} | VREG Regulator Output Voltage | Load = $R_{PU} + R_{PD}^{[9, 10]}$ | 3.0 | 3.6 | V |
| C_{REG} | Capacitance on VREG Pin | External cap not required | | 300 | pF |
| V_{OHU} | Static Output High, driven | R_{PD} to Gnd ^[4] | 2.8 | 3.6 | V |

Notes:

- Full functionality is guaranteed in V_{CC1} range, except USB transmitter specifications and GPIO output currents are guaranteed for V_{CC2} range.
- Bench measurements taken under nominal operating conditions. Spec cannot be guaranteed at final test.
- Total current cumulative across all Port pins, limited to minimize Power and Ground-Drop noise effects.
- LVR is automatically disabled during suspend mode.
- LVR will re-occur whenever V_{CC} drops below V_{LVR} . In suspend or with LVR disabled, BOR occurs whenever V_{CC} drops below approximately 2.5V.
- VREG specified for regulator enabled, idle conditions (i.e., no USB traffic), with load resistors listed. During USB transmits from the internal SIE, the VREG output is not regulated, and should not be used as a general source of regulated voltage in that case. During receive of USB data, the VREG output drops when D– is LOW due to internal series resistance of approximately 200 Ω at the VREG pin.
- In suspend mode, VREG is only valid if R_{PU} is connected from D– to VREG pin, and R_{PD} is connected from D– to ground.




Figure 26-6. SPI Master Timing, CPHA = 0




Figure 26-7. SPI Slave Timing, CPHA = 0




Figure 26-8. SPI Master Timing, CPHA = 1




Figure 26-9. SPI Slave Timing, CPHA = 1

27.0 Ordering Information

| Ordering Code | EPROM Size | Package Name | Package Type | Operating Range |
|---------------|------------|--------------|--|-----------------|
| CY7C63723-PC | 8 KB | P3 | 18-Pin (300-Mil) PDIP | Commercial |
| CY7C63723-PXC | 8 KB | P3 | 18-Pin (300-Mil) Lead-free PDIP | Commercial |
| CY7C63723-SC | 8 KB | S3 | 18-Pin Small Outline Package | Commercial |
| CY7C63723-SXC | 8 KB | S3 | 18-Pin Small Outline Lead-free Package | Commercial |
| CY7C63743-QXC | 8 KB | Q13 | 24 QSOP Lead-free Package | Commercial |
| CY7C63743-PC | 8 KB | P13 | 24-Pin (300-Mil) PDIP | Commercial |
| CY7C63743-PXC | 8 KB | P13 | 24-Pin (300-Mil) Lead-free PDIP | Commercial |
| CY7C63743-SC | 8 KB | S13 | 24-Pin Small Outline Package | Commercial |
| CY7C63743-SXC | 8 KB | S13 | 24-Pin Small Outline Lead-free Package | Commercial |
| CY7C63722-XC | 8 KB | – | 25-Pad DIE Form | Commercial |
| CY7C63722-XWC | 8 KB | – | 25-Pad DIE Form Lead-free | Commercial |


28.0 Package Diagrams

18-Lead (300-Mil) Molded DIP P3

51-85010-1A

28.0 Package Diagrams (continued)

18-Lead (300-Mil) Molded SOIC S3





DIMENSIONS IN INCHES[MM]

MIN.
MAX.


REFERENCE JEDEC MO-119

| PART # |
|-----------------------|
| S18.3 STANDARD PKG. |
| SZ18.3 LEAD FREE PKG. |



51-85023-*B

24-Lead (300-Mil) SOIC S13





DIMENSIONS IN INCHES[MM]

MIN.
MAX.

REFERENCE JEDEC MO-119

PACKAGE WEIGHT 0.65gms

| PART # |
|-----------------------|
| S24.3 STANDARD PKG. |
| SZ24.3 LEAD FREE PKG. |



51-85025-*B

Document History Page

Document Title: CY7C63722, CY7C63723, CY7C63743 enCoRe™ USB Combination Low-Speed USB and PS/2 Peripheral Controller
Document Number: 38-08022

| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
|------|---------|------------|-----------------|--|
| ** | 118643 | 10/22/02 | BON | Converted from Spec 38-00944 to Spec 38-08022. Added notes 17, 18 to section 26 Removed obsolete parts (63722-PC and 63742) Added die sale Added section 23 (Register Summary) |
| *A | 243308 | SEE ECN | KKU | Added 24 QSOP package Added Lead-free packages to section 27 Reformatted to update format |
| *B | 267229 | See ECN | ARI | Corrected part number in the Ordering Information section |