# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	e200z7
Core Size	32-Bit Tri-Core
Speed	300MHz
Connectivity	CANbus, EBI/EMI, Ethernet, FlexRAY, I <sup>2</sup> C, LINbus, SPI, PSI, UART/USART
Peripherals	DMA, LVD, POR, Zipwire
Number of I/O	-
Program Memory Size	8.64MB (8M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	404K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 12b SAR, 16b Sigma-Delta
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	416-BBGA
Supplier Device Package	416-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5777mk0mvu8

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Symbol		Doromotor	Conditions	Va	Unit	
		Parameter	Conditions	Min	Max	Unit
V <sub>DD_HV_IO_EBI</sub>	SR	External Bus Interface supply voltage	_	-0.3	6.0	V
$V_{DD_LV_BD} - V_{DD_LV}$	SR	Emulation module supply differential to 1.2 V core supply	_	-0.3	1.5	V
V <sub>IN</sub>	SR	I/O input voltage range <sup>12</sup>	—	-0.3	6.0	V
			Relative to V <sub>SS_HV_IO</sub> <sup>13,14</sup>	-0.3	_	
			Relative to V <sub>DD_HV_IO</sub> <sup>13,14</sup>	_	0.3	
I <sub>INJD</sub>	SR	Maximum DC injection current for digital pad	Per pin, applies to all digital pins		5	mA
I <sub>INJA</sub>	SR	Maximum DC injection current for analog pad	Per pin, applies to all analog pins	-5	5	mA
I <sub>MAXD</sub> SR M		Maximum output DC current when	Medium	-7	8	mA
		driven	Strong	-10	10	
			Very strong	-11	11	
I <sub>MAXSEG</sub>	SR	Maximum current per power segment <sup>15</sup>	_	-90	90	mA
T <sub>STG</sub>	SR	Storage temperature range and non-operating times	_	-55	175	°C
STORAGE	SR	Maximum storage time, assembled part programmed in ECU	No supply; storage temperature in range –40 °C to 60 °C	_	20	years
T <sub>SDR</sub>	SR	Maximum solder temperature <sup>16</sup> Pb-free package	_	_	260	°C
MSL	SR	Moisture sensitivity level <sup>17</sup>	—	_	3	—
t <sub>XRAY</sub>	SR	X-ray screen time <sup>18</sup>	At 160 KeV at max 5 mm	—	3	min

Table 6. Ab	solute maxin	num ratings <sup>1</sup>	(continued)
-------------	--------------	--------------------------	-------------

<sup>1</sup> Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

- $^2$  Allowed 1.45 1.5 V for 60 seconds cumulative time at maximum  $T_J$  = 150 °C, remaining time as defined in note 3 and note 4
- <sup>3</sup> Allowed 1.38– 1.45 V– for 10 hours cumulative time at maximum  $T_J = 150$  °C, remaining time as defined in note 4
- <sup>4</sup> 1.32 1.38 V range allowed periodically for supply with sinusoidal shape and average supply value below 1.326 V at maximum  $T_J = 150$  °C.
- <sup>5</sup> Allowed 5.5–6.0 V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset,  $T_J = 150$  °C, remaining time at or below 5.5 V.
- <sup>6</sup> V<sub>DD\_HV\_IO</sub> applies to V<sub>DD\_HV\_IO\_MAIN</sub>, V<sub>DD\_HV\_IO\_FLEX</sub>, V<sub>DD\_HV\_IO\_FLEXE</sub>, V<sub>DD\_HV\_IO\_JTAG</sub>, and V<sub>DD\_HV\_IO\_EBI</sub> I/O power supplies.
- <sup>7</sup> Allowed 3.6–4.5 V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset,  $T_J = 150$  °C, remaining time at or below 3.6 V.
- $^{8}$  Includes ADC grounds V\_{SS\_HV\_ADV\_S and }V\_{SS\_HV\_ADV\_D}

MPC5777M Microcontroller Data Sheet, Rev. 6

Table 8. Device operation	ating conditions <sup>1</sup>	(continued)
---------------------------	-------------------------------	-------------

Cumhal		Deremeter	Conditions	Value			
Symbol		Parameter	Conditions	Min	Тур	Max	Unit
		I	Temperature				
Тј	SR	Operating temperature range - junction		-40.0		150.0	°C
T <sub>A</sub> (T <sub>L</sub> to T <sub>H</sub> )	SR	Ambient operating temperature range	_	-40.0		125.0	°C
			Voltage				
V <sub>DD_LV</sub>	SR	External core supply	LVD/HVD enabled	1.24	_	1.38 <sup>5</sup>	V
		voltage <sup>3,4</sup>	LVD/HVD disabled <sup>6,7,8,9</sup>	1.19		1.38 <sup>5</sup>	
V <sub>DD_HV_IO_MAIN</sub> <sup>10,11</sup>	SR	I/O supply voltage	LVD400/HVD600 enabled <sup>18</sup>	4.5		5.5 <sup>12</sup>	V
			LVD400/HVD600 disabled <sup>6,13,14,15,18</sup>	4.2		5.5	
			LVD360/HVD600 disabled <sup>6,13,14,16,17,18</sup>	3.0		5.5	
V <sub>DD_HV_IO_JTAG</sub>	D_HV_IO_JTAG SR JTAG I/O si		5 V range	4.5	_	5.5	V
		voltage <sup>o, re</sup>	3.3 V range	3.0	_	3.6	
V <sub>DD_HV_IO_FLEX</sub>	SR	FlexRay I/O supply	5 V range	4.5	_	5.5	V
		voltage	3.3 V range	3.0		3.6	
V <sub>DD_HV_IO_FLEXE</sub>	SR	FlexRay/EBI I/O supply	5 V range	4.5	_	5.5	V
		voltage	3.3 V range	3.0	_	3.6	
V <sub>DD_HV_IO_EBI</sub>	SR	External Bus Interface	5 V range	4.5		5.5	V
		supply voltage	3.3 V range	3.0	_	3.6	
V <sub>DD_HV_OSC</sub>	SR	Oscillator supply	5 V range	4.5		5.5	V
		voltage	3.3 V range	3.0	—	3.6	
V <sub>DD_HV_PMC</sub> <sup>21</sup>	SR	Power Management	Full functionality <sup>22,23</sup>	3.5 <sup>24,25</sup>	_	5.5	V
		supply voltage	Reduced internal regulator output capability <sup>26</sup>	3.15	_	3.5	
			Supply monitoring activity only (LVD/HVD)	3.0		3.15	
V <sub>DDSTBY</sub>	SR	RAM standby supply voltage <sup>27,28,29</sup>		1.1		5.5	V
V <sub>DD_HV_ADV</sub>	SR	SARADC, SDADC,	LVD400 enabled	4.5	_	5.5	V
		Iemperature Sensor, and Bandgap Reference supply	LVD400 disabled <sup>30,31,34</sup>	4.0		5.5 <sup>32</sup>	
		voltage	LVD300 disabled <sup>6,30,31,33,34</sup>	3.7		5.5 <sup>32</sup>	

- <sup>5</sup> Although the maximum V<sub>DD\_LV</sub> operating voltage is 1.38 V, reset is not entered at that voltage. An external voltage monitor is needed or the HVD140\_C can be monitored (via an interrupt or by polling the HVD140\_C flag bit). Performance above 1.38 V is not guaranteed, and allowed operation above 1.38 V is defined in Absolute maximum ratings.
- <sup>6</sup> In the LVD/HVD disabled case, it is necessary for the system to be within a higher voltage range during destructive reset events.
- <sup>7</sup> Maximum core voltage is not permitted for entire product life. See Absolute maximum rating.
- <sup>8</sup> When internal LVD/HVDs are disabled, external monitoring is required to guarantee correct device operation.
- <sup>9</sup> Vdd\_lv should be above 1.24 V during destructive resets or POR events.
- <sup>10</sup> VDD\_HV\_IO\_MAIN range limited to 4.75–5.25 V when FERS = 1 to enable the fast erase time of the flash memory.
- <sup>11</sup> During power up operation, the minimum required voltage to come out of reset state is determined by the V<sub>PORUP\_HV</sub> monitor, which is defined in the voltage monitor electrical characteristics table. Note that the V<sub>PORUP\_HV</sub> monitor is connected to the V<sub>DD HV IO MAIN0</sub> physical I/O segment.
- <sup>12</sup> When the LVD/HVDs are enabled, the V<sub>DD HV IO MAIN</sub> must be less than 5.412 V to exit from a destructive reset.
- <sup>13</sup> Maximum voltage is not permitted for entire product life. See *Absolute maximum rating*.
- <sup>14</sup> When internal LVD/HVDs are disabled, external monitoring is required to guarantee device operation. Failure to monitor externally supply voltage may result in erroneous operation of the device.
- $^{15}$  When these LVD/HVDs are disabled, the V\_{DD \ HV \ IO \ MAIN} supply must be between 3.182 V and 5.412 V.
- <sup>16</sup> Reduced output capabilities below 4.2 V. See performance derating values in *I/O pad electrical characteristics*.
- <sup>17</sup> When the LVD/HVDs are disabled, the VDD\_HV\_IO\_MAIN must be between 3.024 V and 5.412 V.
- <sup>18</sup> The PMC supply voltage (V<sub>DD HV PMC</sub>) must be within the correct range (see the V<sub>DD HV PMC</sub> specification).
- $^{19}$  When the LVD/HVDs are disabled, the HV I/O JTAG supply (V\_{DD} \,\_{HV} IO  $\,_{JTAG}$ ) must be above 3.024 V.
- $^{20}$  When the LVD/HVDs are disabled, the HV OSC supply (V\_{DD\_HV\_OSC}) must be above 3.024 V.
- <sup>21</sup> Flash read operation is supported for a minimum V<sub>DD\_HV\_PMC</sub> value of 3.15 V. Flash read, program, and erase operations are supported for a minimum V<sub>DD\_HV\_PMC</sub> value of 3.5 V.
- <sup>22</sup> When the LVD/HVDs are disabled, the V<sub>DD HV PMC</sub> must be below 5.412 V during destructive reset events.
- <sup>23</sup> A minimum of 4.5 V is required to guarantee correct user logic BIST operation.
- <sup>24</sup> During power up operation, the minimum required voltage to come out of reset state is determined by the V<sub>PORUP\_HV</sub> monitor, which is defined in the voltage monitor electrical characteristics table. Note that the V<sub>PORUP\_HV</sub> monitor is connected to the V<sub>DD\_HV\_IO\_MAIN0</sub> physical I/O segment.
- $^{25}$  Above Ta = 25°C, the minimum V<sub>DD HV PMC</sub> voltage is 3.6 V.
- <sup>26</sup> With the reduced internal regulator output capability, erases and writes to the device flash cannot be guaranteed for a single event and multiple erases and writes may be necessary. User logic BIST is not supported with reduced capability.
- <sup>27</sup> RAM data retention is guaranteed at a voltage that is always below the maximum brownout flag trip point voltage (see the DC Electrical Specification table). The minimum V<sub>DDSTBY</sub> voltage at the pin is larger in order to account for on-chip IR drop and noise. There is no effect on RAM operation when V<sub>DDSTBY</sub> is below 1.1 V, and V<sub>DD\_LV</sub> is above the minimum operating value.
- <sup>28</sup> Non-regulated supplies can be used on the VDDSTBY pin if the absolute maximum and operating condition voltage limits are met. There is no static clamp to a supply rail for the VDDSTBY pin, only dynamic protection for ESD events.
- <sup>29</sup> The VDDSTBY pin should be connected to ground in the application when the standby RAM feature is not used.
- <sup>30</sup> V<sub>DD HV ADV S</sub> is required to be between 4.5 V and 5.5 V to read the internal Temperature Sensor and Bandgap Reference.
- <sup>31</sup> SAR ADC only. SDADC minimum is 4.5 V.
- <sup>32</sup> The ADC is functional up to 5.9V with no reliability issues, but performance is not guaranteed.
- $^{33}$  When the LVD/HVDs are disabled, the HV ADC supply (V<sub>DD HV ADV</sub>) must be above 3.182 V.
- <sup>34</sup> For supply voltages between 3.0 V and 4.0 V there is no guaranteed precision of ADC (accuracy/linearity). ADCs recover to a fully functional state when the voltage rises above 4.0 V.
- <sup>35</sup> V<sub>DD HV ADR S</sub> must be between 4.5 V and 5.5 V for accurate reading of the device Temperature Sensor.
- <sup>36</sup> Full device lifetime without performance degradation
- <sup>37</sup> I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. See the Absolute maximum ratings table for maximum input current for reliability requirements.

Symbol		Paramotor	Conditions <sup>2,3</sup>		Unit			
Symbol		Falameter	Conditions	Min	Тур	Max		
R <sub>OH_V</sub>	СС	PMOS output impedance VERY STRONG configuration	$V_{DD_HV_IO} = 5.0 V \pm 10\%,$ VSIO[VSIO_xx] = 1 I <sub>OH</sub> = 8 mA	20	40	72	Ω	
			$V_{DD\_HV\_IO} = 3.3 V \pm 10\%,$ VSIO[VSIO_xx] = 0, I <sub>OH</sub> = 7 mA <sup>4</sup>	30	50	90		
R <sub>OL_V</sub>	СС	NMOS output impedance VERY STRONG configuration	$V_{DD_HV_IO} = 5.0 V \pm 10\%,$ VSIO[VSIO_xx] = 1 I <sub>OL</sub> = 8 mA	20	40	72	Ω	
			$V_{DD\_HV\_IO} = 3.3 V \pm 10\%,$ VSIO[VSIO_xx] = 0, I <sub>OL</sub> = 7 mA <sup>4</sup>	30	50	90		
f <sub>MAX_V</sub>	СС	Output frequency VERY STRONG configuration	$V_{DD_HV_O} = 5.0 V \pm 10\%,$ $C_L = 25 \text{ pF}^5$	_	—	50	MHz	
			$VSIO[VSIO_xx] = 1, C_L = 15 \text{ pF}^{4,5}$	—	—	50		
t <sub>TPD50-50</sub> 6	СС	50-50 % Output pad propagation delay time	$V_{DD_HV_IO} = 5 V + - 10 \%, C_L = 25 pF$	—	—	5.5	ns	
			V <sub>DD_HV_IO</sub> = 5.0 V +/- 10 %, C <sub>L</sub> = 50 pF	—	—	6.5	ns	
			V <sub>DD_HV_IO</sub> = 3.3 V +/- 10 %, C <sub>L</sub> = 15 pF	—	—	7.3/7.6	ns	
t <sub>TR_V</sub>	СС	10–90% threshold transition time output pin VERY	$V_{DD_HV_IO} = 5.0 V \pm 10\%,$ $C_L = 25 pF^5$	1	—	5.3	ns	
		STRONG configuration	$V_{DD_HV_IO} = 5.0 V \pm 10\%,$ $C_L = 50 \text{ pF}^5$	3	—	12		
			$V_{DD_HV_IO} = 5.0 V \pm 10\%,$ $C_L = 200 \text{ pF}^5$	14	—	45		
t <sub>TR20-80</sub>	СС	20–80% threshold transition time <sup>7</sup> output pin VERY	$V_{DD_HV_IO} = 5.0 V \pm 10\%,$ $C_L = 25 pF^5$	0.8	—	4	ns	
		STRONG configuration	$V_{DD_HV_IO} = 3.3 V \pm 10\%,$ $C_L = 15 pF^5$	1	—	5		
t <sub>trttl</sub>	СС	TTL threshold transition time <sup>8</sup> for output pin in VERY STRONG configuration	$V_{DD_HV_IO} = 3.3 V \pm 10\%,$ $C_L = 25 \text{ pF}^5$	1	-	5	ns	
Σt <sub>TR20-80</sub>	СС	Sum of transition time 20–80% output pin VERY	$V_{DD_{HV_{IO}}} = 5.0 \text{ V} \pm 10\%,$ $C_{L} = 25 \text{ pF}$	_	—	9	ns	
		IS I KONG configuration	$V_{DD_HV_0} = 3.3 \text{ V} \pm 10\%,$ $C_L = 15 \text{ pF}^5$	_		9		
t <sub>SKEW_V</sub>	СС	Difference between rise and fall time at 20–80%	$V_{DD_HV_O} = 5.0 V \pm 10\%,$ $C_L = 25 pF^5$	0	—	1	ns	

### Table 17. VERY STRONG configuration output buffer electrical characteristics<sup>1</sup>

Symbol		Damanatan	O an dition of		Unit		
Symbol		Parameter	Conditions	Min	Тур	Max	Unit
I <sub>RMS_W</sub>	СС	RMS I/O current for WEAK configuration	C <sub>L</sub> = 25 pF, 2 MHz V <sub>DD</sub> = 5.0 V ± 10%		—	1.1	mA
			C <sub>L</sub> = 50 pF, 1 MHz V <sub>DD</sub> = 5.0 V ± 10%		_	1.1	
			C <sub>L</sub> = 25 pF, 2 MHz V <sub>DD</sub> = 3.3 V ± 10%	—	—	0.6	
			C <sub>L</sub> = 50 pF, 1 MHz V <sub>DD</sub> = 3.3 V ± 10%	—	—	0.6	
I <sub>RMS_M</sub>	СС	RMS I/O current for MEDIUM configuration	C <sub>L</sub> = 25 pF, 12 MHz V <sub>DD</sub> = 5.0 V ± 10%	_	—	4.7	mA
			C <sub>L</sub> = 50 pF, 6 MHz V <sub>DD</sub> = 5.0 V ± 10%	_	—	4.8	
			C <sub>L</sub> = 25 pF, 12 MHz V <sub>DD</sub> = 3.3 V ± 10%	_	—	2.6	
			C <sub>L</sub> = 50 pF, 6 MHz V <sub>DD</sub> = 3.3 V ± 10%	_	—	2.7	
I <sub>RMS_S</sub>	СС	RMS I/O current for STRONG configuration	C <sub>L</sub> = 25 pF, 50 MHz V <sub>DD</sub> = 5.0 V ± 10%	—	—	19	mA
			C <sub>L</sub> = 50 pF, 25 MHz V <sub>DD</sub> = 5.0 V ± 10%	—	—	19	
			C <sub>L</sub> = 25 pF, 50 MHz V <sub>DD</sub> = 3.3 V ± 10%	_	—	10	
			C <sub>L</sub> = 50 pF, 25 MHz V <sub>DD</sub> = 3.3 V ± 10%	-	—	10	
I <sub>RMS_V</sub>	СС	RMS I/O current for VERY STRONG configuration	C <sub>L</sub> = 25 pF, 50 MHz, V <sub>DD</sub> = 5.0V +/- 10%	—	—	22	mA
			C <sub>L</sub> = 50 pF, 25 MHz, V <sub>DD</sub> = 5.0V ± 10%	—	—	22	
			C <sub>L</sub> = 25 pF, 50 MHz, V <sub>DD</sub> = 3.3V ± 10%	—	—	11	
			C <sub>L</sub> = 25 pF, 25 MHz, V <sub>DD</sub> = 3.3V ± 10%	—	—	11	
I <sub>RMS_EBI</sub>	СС	RMS I/O current for External Bus output pins	$C_{DRV}$ = 6 pF, f <sub>EBI</sub> = 66.7 MHz, $V_{DD_HV_IO_{EBI}}$ = 3.3 V ± 10%	-	—	9	mA
			$C_{DRV}$ = 12 pF, f <sub>EBI</sub> = 66.7 MHz, $V_{DD_HV_IO_{EBI}}$ = 3.3 V ± 10%	_	-	15	
			$C_{DRV}$ = 18 pF, f <sub>EBI</sub> = 66.7 MHz, V_DD_HV_IO_EBI = 3.3 V ± 10%		—	27	
			$C_{DRV}$ = 30 pF, f <sub>EBI</sub> = 66.7 MHz, V <sub>DD_HV_IO_EBI</sub> = 3.3 V ± 10%		_	42	

# Table 19. I/O consumption<sup>1</sup>

- <sup>2</sup> During power up operation, the minimum required voltage to come out of reset state is determined by the V<sub>PORUP\_HV</sub> monitor, which is defined in the voltage monitor electrical characteristics table. Note that the V<sub>PORUP\_HV</sub> monitor is connected to the V<sub>DD\_HV\_IO\_MAIN0</sub> physical I/O segment.
- <sup>3</sup> Stated maximum values represent peak consumption that lasts only a few ns during I/O transition. When possible (timed output) it is recommended to delay transition between pads by few cycles to reduce noise and consumption.
- $^4$  For I<sub>DYN EBI GPIO</sub> dynamic current for EBI GPIO mode use the I<sub>DYN M</sub> values.

# 3.8 Reset pad (PORST, ESR0) electrical characteristics

The device implements a dedicated bidirectional reset pin ( $\overline{PORST}$ ).

### NOTE

**PORST** pin does not require active control. It is possible to implement an external pull-up to ensure correct reset exit sequence. Recommended value is  $4.7 \text{ k}\Omega$ .



Figure 10. Start-up reset requirements

Figure 11 describes device behavior depending on supply signal on PORST:

- 1. PORST low pulse amplitude is too low—it is filtered by input buffer hysteresis. Device remains in current state.
- 2. PORST low pulse duration is too short—it is filtered by a low pass filter. Device remains in current state.
- 3. **PORST** low pulse generates a reset:
  - a) **PORST** low but initially filtered during at least W<sub>FRST</sub>. Device remains initially in current state.
  - b) **PORST** potentially filtered until W<sub>NFRST</sub>. Device state is unknown: it may either be reset or remains in current state depending on other factors (temperature, voltage, device).
  - c) **PORST** asserted for longer than W<sub>NFRST</sub>. Device is under reset.

Symbol		Paramotor	Conditions	V	Unit	
Symbo	1	Faranieler	Conditions	Min	Max	Onit
f <sub>XTAL</sub>	CC	Crystal Frequency Range <sup>2</sup>	_	4	8	MHz
			_	>8	20	
			_	>20	40	
t <sub>cst</sub>	CC	Crystal start-up time 3,4	Crystal start-up time $^{3,4}$ T <sub>J</sub> = 150 °C		5	ms
t <sub>rec</sub>	CC	Crystal recovery time <sup>5</sup>	_	—	0.5	ms
V <sub>IHEXT</sub>	CC	EXTAL input high voltage <sup>6,7</sup> (External Clock Input)	$V_{\text{REF}} = 0.28 * V_{\text{DD}_{\text{HV}}\text{IO}_{\text{JTAG}}}$	V <sub>REF</sub> + 0.6	_	V
V <sub>ILEXT</sub>	CC	EXTAL input low voltage <sup>6,7</sup> (External Clock Input)	V <sub>REF</sub> = 0.28 * V <sub>DD_HV_IO_JTAG</sub>	_	V <sub>REF</sub> - 0.6	V
C <sub>S_xtal</sub>	CC	Total on-chip stray capacitance on XTAL/EXTAL pins <sup>8</sup>	BGA416, BGA512	8	8.6	pF
V <sub>EXTAL</sub>	CC	Oscillation Amplitude on the EXTAL pin after startup <sup>9</sup>	T <sub>J</sub> = −40 °C to 150 °C	0.5	1.6	V
V <sub>HYS</sub>	CC	Comparator Hysteresis	$T_J = -40$ °C to 150 °C	0.1	1.0	V
I <sub>XTAL</sub>	CC	XTAL current <sup>13,10</sup>	T <sub>J</sub> = -40 °C to 150 °C	—	14	mA

Table 23. External	<b>Oscillator electrica</b>	l specifications <sup>1</sup>
--------------------	-----------------------------	-------------------------------

<sup>1</sup> All oscillator specifications are valid for VDD\_HV\_IO\_JTAG = 3.0 V - 5.5 V.

<sup>2</sup> The range is selectable by UTEST miscellaneous DCF clients XOSC\_LF\_EN and XOSC\_EN\_40MHZ.

<sup>3</sup> This value is determined by the crystal manufacturer and board design.

<sup>4</sup> Proper PC board layout procedures must be followed to achieve specifications.

<sup>5</sup> Crystal recovery time is the time for the oscillator to settle to the correct frequency after adjustment of the integrated load capacitor value.

- <sup>6</sup> This parameter is guaranteed by design rather than 100% tested.
- <sup>7</sup> Applies to an external clock input and not to crystal mode.
- <sup>8</sup> See crystal manufacturer's specification for recommended load capacitor ( $C_L$ ) values. The external oscillator requires external load capacitors when operating from 8 MHz to 16 MHz. Account for on-chip stray capacitance ( $C_{S\_EXTAL}/C_{S\_XTAL}$ ) and PCB capacitance when selecting a load capacitor value. When operating at 20 MHz/40 MHz, the integrated load capacitor value is selected via S/W to match the crystal manufacturer's specification, while accounting for on-chip and PCB capacitance.
- <sup>9</sup> Amplitude on the EXTAL pin after startup is determined by the ALC block, i.e., the Automatic Level Control Circuit. The function of the ALC is to provide high drive current during oscillator startup, but reduce current after oscillation in order to reduce power, distortion, and RFI, and to avoid over-driving the crystal. The operating point of the ALC is dependent on the crystal value and loading conditions.

<sup>10</sup> I<sub>XTAL</sub> is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded. This is the maximum current during startup of the oscillator. The current after oscillation is typically in the 2–3 mA range and is dependent on the load and series resistance of the crystal. Test circuit is shown in Figure 13.

Table 26. ADC	pin s	pecification <sup>1</sup>
---------------	-------	---------------------------

Symbol		Deveneter	Conditions	Va	11	
Symbol		Parameter	Conditions	Min	Max	Unit
I <sub>LK_INUD</sub>	CC	Input leakage current, two ADC	T <sub>J</sub> < 40 °C	—	50	nA
		channels input with weak pull-up and weak pull-down	T <sub>J</sub> < 150 °C		150	
I <sub>LK_INUSD</sub>	CC	Input leakage current, two ADC	T <sub>J</sub> < 40 °C	_	80	nA
		channels input with weak pull-up and strong pull-down	T <sub>J</sub> < 150 °C		250	
I <sub>LK_INREF</sub>	CC	Input leakage current, two ADC	T <sub>J</sub> < 40 °C	_	160	nA
		channels input with weak pull-up and weak pull-down and alternate reference	T <sub>J</sub> < 150 °C		400	
I <sub>LK_INOUT</sub>	CC	Input leakage current, two ADC	T <sub>J</sub> < 40 °C	_	140	nA
		channels input, GPIO output buffer with weak pull-up and weak pull-down	T <sub>J</sub> < 150 °C		380	
I <sub>INJ</sub>	CC	Injection current on analog input preserving functionality	Applies to any analog pins	-3	3	mA
C <sub>HV_ADC</sub>	SR	V <sub>DD_HV_ADV</sub> external capacitance <sup>2</sup>		1	2.2	μF
C <sub>P1</sub>	СС	Pad capacitance	—	0	10	pF
C <sub>P2</sub>	СС	Internal routing capacitance	SARn channels	0	0.5	pF
			SARB channels	0	1	
C <sub>P3</sub>	CC	Internal routing capacitance	Only for SARB channels	0	1	pF
C <sub>S</sub>	CC	SAR ADC sampling capacitance	—	6	8.5	pF
R <sub>SWn</sub>	CC	Analog switches resistance	SARn channels	0	1.1	kΩ
			SARB channels	0	1.7	
R <sub>AD</sub>	СС	ADC input analog switches resistance	—	0	0.6	kΩ
R <sub>CMSW</sub>	CC	Common mode switch resistance	—	0	2.6	kΩ
R <sub>CMRL</sub>	СС	Common mode resistive ladder	—	0	3.5	kΩ
R <sub>SAFEPD</sub> <sup>3</sup>	СС	Discharge resistance for AN7/AN35 channels (strong pull-down for safety)	_	0	300	Ω

<sup>1</sup> All specifications in this table valid for the full input voltage range for the analog inputs.

<sup>2</sup> For noise filtering, add a high frequency bypass capacitance of 0.1 µF between V<sub>DD\_HV\_ADV</sub> and V<sub>SS\_HV\_ADV</sub>.

<sup>3</sup> Safety pull-down is available for port pin PB[5] and PE[14].

# 3.10.2 SAR ADC electrical specification

The SARn ADCs are 12-bit Successive Approximation Register analog-to-digital converters with full capacitive DAC. The SARn architecture allows input channel multiplexing.

<sup>6</sup> This parameter is guaranteed by bench validation with a small sample of typical devices, and tested in production to ± 6 LSB.

# 3.10.3 S/D ADC electrical specification

The SDn ADCs are Sigma Delta 16-bit analog-to-digital converters with 333 Ksps maximum output rate.

Symbol		Parameter	Conditions		Unit		
Symbol		Farameter	Conditions	Min	Тур	Max	Unit
V <sub>IN</sub>	SR	ADC input signal	—	0	—	V <sub>DD_HV_ADV_D</sub>	V
V <sub>IN_PK2PK</sub> <sup>2</sup>	SR	Input range peak to peak	Single ended V <sub>INM</sub> = V <sub>SS_HV_ADR_D</sub>	١		R_D/GAIN	V
		VIN_PK2PK - VINP VINM <sup>4</sup>	Single ended $V_{INM} = 0.5^*V_{DD_HV_ADR_D}$ GAIN = 1	:	±0.5*V <sub>DD_H</sub>	IV_ADR_D	
			Single ended $V_{INM} = 0.5^*V_{DD_HV_ADR_D}$ GAIN = 2,4,8,16	ť	V <sub>DD_HV_AD</sub>	<sub>R_D</sub> /GAIN	
			Differential, 0 < V <sub>IN</sub> < V <sub>DD_HV_IO_MAIN</sub>	ť	V <sub>DD_HV_AD</sub>	<sub>R_D</sub> /GAIN	
f <sub>ADCD_M</sub>	SR	S/D modulator Input Clock	—	4	14.4	16	MHz
f <sub>ADCD_S</sub>	SR	Output conversion rate	—	_	—	333	ksps
_	СС	Oversampling ratio	Internal modulator	24	—	256	_
			External modulator	_	—	256	_
RESOLUTION	СС	S/D register resolution <sup>5</sup>	2's complement notation		16		bit
GAIN	SR	ADC gain	Defined via ADC_SD[PGA] register. Only integer powers of 2 are valid gain values.	1	—	16	_
δ <sub>GAIN</sub>	СС	Absolute value of the ADC gain error <sup>6,7</sup>	Before calibration (applies to gain setting = 1)			1.5	%
			$\begin{array}{l} \mbox{After calibration, } \Delta V_{DD\_HV\_ADR\_D} < \\ 5\% \\ \Delta V_{DD\_HV\_ADV\_D} < 10\% \\ \Delta T_J < 50 \ ^{\circ}C \end{array}$			5	mV
			$\begin{array}{l} \mbox{After calibration, } \Delta V_{\mbox{DD}_{\mbox{HV}_{\mbox{ADR}_{\mbox{D}}} < } \\ 5\% \\ \Delta V_{\mbox{DD}_{\mbox{HV}_{\mbox{ADV}_{\mbox{D}}} < 10\% \\ \Delta T_{\mbox{J}} < 100 \ ^{\circ}\mbox{C} \end{array}$			7.5	
			$ \begin{array}{l} \mbox{After calibration, } \Delta V_{DD\_HV\_ADR\_D} < $ 5\% $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $	_	_	10	

### Table 28. SDn ADC electrical specification<sup>1</sup>

# 3.12.1 LFAST interface timing diagrams



Figure 16. LFAST and MSC/DSPI LVDS timing definition

- <sup>12</sup> The LXRXOP[0] bit in the LFAST LVDS Control Register (LCR) must be set to one to ensure proper LFAST receive timing.
- <sup>13</sup> Total internal capacitance including receiver and termination, co-bonded GPIO pads, and package contributions.

Symbol		Parameter	Conditions		Unit		
		raiametei	Conditions	Min	Тур	Max	<b>U</b>
f <sub>DATA</sub>	SR	Data rate	—	_	_	312/320 <sup>3</sup>	Mbps
V <sub>OS</sub>	СС	Common mode voltage	—	1.08	-	1.32	V
lvodl	СС	Differential output voltage swing (terminated) <sup>4,5</sup>	_	110	171	285	mV
t <sub>TR</sub>	СС	Rise/Fall time (absolute value of the differential output voltage swing) <sup>4,5</sup>	—	0.26	_	1.5	ns
CL	SR	External lumped differential load	$V_{DD_HV_IO} = 4.5 V$	_	-	10.0	pF
		capacitance	$V_{DD_HV_IO} = 3.0 V$	_	_	8.5	
I <sub>LVDS_TX</sub>	СС	Transmitter DC current consumption	Enabled	_	_	3.2	mA

### Table 31. LFAST transmitter electrical characteristics<sup>1,2</sup>

<sup>1</sup> The LFAST and High-Speed Debug LFAST pad electrical characteristics are based on worst case internal capacitance values shown in Figure 19.

<sup>2</sup> All LFAST and High-Speed Debug LVDS pad electrical characteristics are valid from -40 °C to 150 °C.

- <sup>3</sup> The 312 Mbps data rate is achieved with a 26 MHz reference clock, and 320 Mbps is achieved with a 10 or 20 MHz reference clock.
- <sup>4</sup> Valid for maximum data rate f<sub>DATA</sub>. Value given is the capacitance on each terminal of the differential pair, as shown in Figure 19.
- <sup>5</sup> Valid for maximum external load C<sub>L</sub>.

### Table 32. MSC/DSPI LVDS transmitter electrical characteristics <sup>1,2</sup>

Sympol		Parameter	Conditions		Unit		
Symbo	1	Farameter	Conditions	Min	Тур	Max	
		Data Rat	e				
f <sub>DATA</sub>	SR	Data rate	—	_	_	80	Mbps
V <sub>OS</sub>	СС	Common mode voltage	—	1.08	—	1.32	V
lvopl	CC	Differential output voltage swing (terminated) <sup>3,4</sup>	—	150	214	400	mV
t <sub>TR</sub>	СС	Rise/Fall time (absolute value of the differential output voltage swing) <sup>3,4</sup>	—	0.8	—	4.0	ns
CL	SR	External lumped differential load	$V_{DD_HV_IO} = 4.5 V$	_	_	50	pF
		capacitance <sup>2</sup>	$V_{DD_HV_IO} = 3.0 V$	—	—	39	
I <sub>LVDS_TX</sub>	СС	Transmitter DC current consumption	Enabled	—	—	4.0	mA

<sup>1</sup> The MSC and DSPI LVDS pad electrical characteristics are based on the application circuit and typical worst case internal capacitance values given in Figure 19.

<sup>2</sup> All MSC and DSPI LVDS pad electrical characteristics are valid from -40 °C to 150 °C.

#### MPC5777M Microcontroller Data Sheet, Rev. 6

Table 40 shows the estimated Program/Erase times.

#### Table 40. Flash memory program and erase specifications (pending characterization)

			Fac Program	tory nming <sup>3,4</sup>	F			
Symbol	Characteristic <sup>1</sup>		Initial Max	Initial Max Full Temp	Typical End of Life <sup>5</sup>	Lifetir	ne Max <sup>6</sup>	Units
			$\begin{array}{c} \textbf{20^{\circ}C}{\leq} \text{ T}_{a} \leq \\ \textbf{30^{\circ}C} \end{array}$	$\begin{array}{l} \textbf{-40^{\circ}C}{\leq}~\textbf{T}_{J} \\ {\leq}~\textbf{150^{\circ}C} \end{array}$	-40°C≤ T <sub>J</sub> ≤ 150 °C	≤ 1,000 cycles	≤ 250,000 cycles	
t <sub>dwpgm</sub>	Doubleword (64 bits) program time	43	100	150	55	500		μs
t <sub>ppgm</sub>	Page (256 bits) program time	73	200	300	108	500		μs
t <sub>qppgn</sub>	Quad-page (1024 bits) program time	268	800	1,200	396	2,000		μs
t <sub>16kers</sub>	16 KB Block erase time	168	290	320	250	1,	000	ms
t <sub>16kpgn</sub>	16 KB Block program time	34	45	50	40	1,	000	ms
t <sub>32kers</sub>	32 KB Block erase time	217	360	390	310	1,	200	ms
t <sub>32kpgm</sub>	32 KB Block program time	69	100	110	90	1.	200	ms
t <sub>64kers</sub>	64 KB Block erase time	315	490	590	420	1,600		ms
t <sub>64kpgm</sub>	64 KB Block program time		180	210	170	1,	600	ms
t <sub>256kers</sub>	256 KB Block erase time		1,520	2,030	1,080	4,000	_	ms
t <sub>256kpgm</sub>	1 256 KB Block program time		720	880	650	4,000	—	ms

<sup>1</sup> Program times are actual hardware programming times and do not include software overhead. Block program times assume quad-page programming.

<sup>2</sup> Typical program and erase times represent the median performance and assume nominal supply values and operation at 25 °C. Typical program and erase times may be used for throughput calculations.

<sup>3</sup> Conditions:  $\leq$  150 cycles, nominal voltage.

<sup>4</sup> Plant Programming times provide guidance for timeout limits used in the factory.

<sup>5</sup> Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations.

<sup>6</sup> Conditions:  $-40^{\circ}C \le T_J \le 150^{\circ}C$ ; full spec voltage.

## 3.15.3 Flash memory Array Integrity and Margin Read specifications

Table 42. Flash memory Array Integrity and Margin Read specifications (characterized but not tested)

Symbol	Characteristic	Min	Typical	Max <sup>1</sup>	Units <sup>2</sup>
t <sub>ai16kseq</sub>	Array Integrity time for sequential sequence on 16KB block.	_	_	512 × Tperiod × Nread	_
t <sub>ai32kseq</sub>	Array Integrity time for sequential sequence on 32KB block.	—	—	1024 × Tperiod × Nread	—
t <sub>ai64kseq</sub>	Array Integrity time for sequential sequence on 64KB block.	—	—	2048 × Tperiod × Nread	—
t <sub>ai256kseq</sub>	Array Integrity time for sequential sequence on 256KB block.	—	_	8192 × Tperiod × Nread	_
t <sub>aifullseq</sub>	Array Integrity time for sequential sequence full array.	_	_	3.77e5 × Tperiod × Nread	_
t <sub>aifullprop</sub>	Array Integrity time for proprietary sequence (applies to full array or single block).	—	_	9.96e6 × Tperiod × Nread	_
t <sub>mr16kseq</sub>	Margin Read time for sequential sequence on 16KB block.	73.81	_	110.7	μs
t <sub>mr32kseq</sub>	Margin Read time for sequential sequence on 32KB block.	128.43	_	192.6	μs
t <sub>mr64kseq</sub>	Margin Read time for sequential sequence on 64KB block.	237.65	_	356.5	μs
t <sub>mr256kseq</sub>	Margin Read time for sequential sequence on 256KB block.	893.01	_	1,339.5	μs
t <sub>mrfull</sub>	Margin Read time for sequential sequence full array.	45.21		60.26	ms

<sup>1</sup> Array Integrity times need to be calculated and are dependent on system frequency and number of clocks per read. The equation presented require Tperiod (which is the unit accurate period, thus for 200 MHz, Tperiod would equal 5e-9) and Nread (which is the number of clocks required for read, including pipeline contribution. Thus for a read setup that requires 6 clocks to read with no pipeline, Nread would equal 6. For a read setup that requires 6 clocks to read, and has the address pipeline set to 2, Nread would equal 4 (or 6 - 2).)

<sup>2</sup> The units for Array Integrity are determined by the period of the system clock. If unit accurate period is used in the equation, the results of the equation are also unit accurate.

<sup>2</sup> Output parameters are valid for  $C_L = 25 \text{ pF}$ , where  $C_L$  is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value.



Figure 43. MII serial management channel timing diagram

### 3.16.3.5 RMII receive signal timing (RXD[1:0], CRS\_DV)

The receiver functions correctly up to a REF\_CLK maximum frequency of 50 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX\_CLK frequency, which is half that of the REF\_CLK frequency.

Table 62.	RMII	receive	signal	timing <sup>1</sup>
-----------	------	---------	--------	---------------------

Symbol		Characteristic	Va	lue	Unit	
Gymbol		Unaracteristic	Min	Мах	Onit	
R1	СС	RXD[1:0], CRS_DV to REF_CLK setup	4	_	ns	
R2	СС	REF_CLK to RXD[1:0], CRS_DV hold	2		ns	
R3	СС	REF_CLK pulse width high	35%	65%	REF_CLK period	
R4	СС	REF_CLK pulse width low	35%	65%	REF_CLK period	

<sup>1</sup> All timing specifications are referenced from REF\_CLK = 1.4 V to the valid input levels, 0.8 V and 2.0 V.



Figure 44. RMII receive signal timing diagram

### 3.16.3.6 RMII transmit signal timing (TXD[1:0], TX\_EN)

The transmitter functions correctly up to a REF\_CLK maximum frequency of 50 MHz + 1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX\_CLK frequency, which is half that of the REF\_CLK frequency.

The transmit outputs (TXD[1:0], TX\_EN) can be programmed to transition from either the rising or falling edge of REF\_CLK, and the timing is the same in either case. These options allows the use of non-compliant RMII PHYs.

Table 63. RMII transmit signal timing<sup>1, 2</sup>

Symbol		Characteristic	Val	ue <sup>3</sup>	Unit
		Characteristic	Min	Мах	onit
R5	СС	REF_CLK to TXD[1:0], TX_EN invalid	2		ns
R6	СС	REF_CLK to TXD[1:0], TX_EN valid	_	16	ns
R7	СС	REF_CLK pulse width high	35%	65%	REF_CLK period
R8	СС	REF_CLK pulse width low	35%	65%	REF_CLK period

<sup>1</sup> RMII timing is valid only up to a maximum of 150 °C junction temperature.

<sup>2</sup> All timing specifications are referenced for TTL or CMOS input levels for REF\_CLK to the valid output levels, 0.8 V and 2.0 V.

<sup>3</sup> Output parameters are valid for  $C_L = 25 \text{ pF}$ , where  $C_L$  is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value.



Figure 45. RMII transmit signal timing diagram

Symbol		Characteristic	Val	Unit	
Gymbol		onaracteristic	Min	Max	
dCCTxAsym	СС	Asymmetry of sending CC at 25 pF load (= dCCTxD <sub>50%</sub> – 100 ns)	-2.45	2.45	ns
dCCTxD <sub>RISE25</sub> +dCCTxD <sub>FALL25</sub>		C Sum of Rise and Fall time of TxD signal at the output		9 <sup>5</sup>	ns
		pino, .	_	9 <sup>6</sup>	
dCCTxD <sub>01</sub>	СС	Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	—	25	ns
dCCTxD <sub>10</sub>	СС	Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge		25	ns

### Table 65. TxD output characteristics<sup>1,2</sup>

<sup>1</sup> TxD pin load maximum 25 pF

<sup>2</sup> Specifications valid according to FlexRay EPL 3.0.1 standard with 20%–80% levels and a 10pF load at the end of a 50 Ohm, 1 ns stripline. Please refer to the Very Strong I/O pad specifications.

<sup>3</sup> Pad configured as VERY STRONG

<sup>4</sup> Sum of transition time simulation is performed according to Electrical Physical Layer Specification 3.0.1 and the entire temperature range of the device has been taken into account.

5

 $V_{DD_{-}HV_{-}IO} = 5.0 \text{ V} \pm 10\%$ , Transmission line Z = 50 ohms, t<sub>delay</sub> = 1 ns, C<sub>L</sub> = 10 pF  $V_{DD_{-}HV_{-}IO} = 3.3 \text{ V} \pm 10\%$ , Transmission line Z = 50 ohms, t<sub>delay</sub> = 0.6 ns, C<sub>L</sub> = 10 pF 6



\* FlexRay Protocol Engine Clock



No	No. Symbol		Parameter		lue	Unit	
NO.			Falameter	Min	Max	Onit	
5	—	СС	Clock high time	4	_	PER_CLK Cycle	
6	—	СС	Data setup time	0.0	—	ns	
7	—	СС	Start condition setup time (for repeated start condition only)	2	—	PER_CLK Cycle	
8	—	СС	Stop condition setup time	2	—	PER_CLK Cycle	

### Table 70. I<sup>2</sup>C input timing specifications — SCL and SDA<sup>1</sup> (continued)

<sup>1</sup> I<sup>2</sup>C input timing is valid for Automotive and TTL inputs levels, hysteresis enabled, and an input edge rate no slower than 1 ns (10% - 90%).

<sup>2</sup> PER\_CLK is the SoC peripheral clock, which drives the I<sup>2</sup>C BIU and module clock inputs. See the Clocking chapter in the device reference manual for more detail.

No	Symbol		Parameter	Va	lue	Unit	
NO. Symbol		51	Parameter		Max	Ont	
1	—	СС	Start condition hold time	6	_	PER_CLK Cycle <sup>5</sup>	
2	_	СС	Clock low time	10	—	PER_CLK Cycle	
3	_	СС	Bus free time between Start and Stop condition	4.7	—	μs	
4	—	СС	Data hold time	7	_	PER_CLK Cycle	
5	_	СС	Clock high time	10	—	PER_CLK Cycle	
6	—	СС	Data setup time	2	_	PER_CLK Cycle	
7	_	CC	Start condition setup time (for repeated start condition only)	20	_	PER CLK Cycle	

Table 71. I<sup>2</sup>C output timing specifications — SCL and SDA<sup>1,2,3,4</sup>

<sup>1</sup> All output timing is worst case and includes the mismatching of rise and fall times of the output pads.

CC Stop condition setup time

<sup>2</sup> Output parameters are valid for CL = 25 pF, where CL is the external load to the device (lumped). The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value.

- <sup>3</sup> Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- <sup>4</sup> Programming the IBFD register (I<sup>2</sup>C bus Frequency Divider) with the maximum frequency results in the minimum output timings listed. The I<sup>2</sup>C interface is designed to scale the data transition time, moving it to the middle of the SCL low period. The actual position is affected by the pre-scale and division values programmed in the IBC field of the IBFD register.

<sup>5</sup> PER\_CLK is the SoC peripheral clock, which drives the I<sup>2</sup>C BIU and module clock inputs. See the Clocking chapter in the device reference manual for more detail.

PER\_CLK Cycle

10

8

Revision	Date	Description of changes
2	4/2013	Electrical characteristics—Flash memory electrical characteristics
		Section 3.15, Flash memory electrical characteristics <ul> <li>This section completely revised.</li> </ul>
		Electrical characteristics—AC specifications—Debug and Calibration
		<ul> <li>Table 46 (JTAG pin AC electrical characteristics,):</li> <li>Specification change: t<sub>JCYC</sub> (TCK cycle time) now consists of a single specification—minimum value is 100 ns. Footnotes from previous entries have been removed.</li> <li>Specification change: t<sub>TDOHZ</sub> (TCK low to TDO high impedance) is now 15 ns (was 16)</li> <li>Classification change: All specifications are "D" (were "P" and "C")</li> <li>Table 47 (Nexus debug port timing)</li> <li>New specification: t<sub>EVTIPW</sub> (EVTO pulse width)</li> <li>New specification: t<sub>EVTIPW</sub> (EVTO pulse width)</li> <li>Clarification: footnote added to T<sub>CYC</sub>, defining it as the system clock period</li> <li>Specification change: TDO propagation delay from falling edge of TCK max is 16 ns (was 12.5 ns)</li> <li>Specification change: TDI Data Hold Time min value is 2 t<sub>CYC</sub> (was 4)</li> <li>Specification change: TDI Data Hold Time min value is 5 ns (was 17.5)</li> <li>Specification change: TMS Data Hold Time min value is 5 ns (was 12.5)</li> <li>Specification change: t<sub>CYC</sub> (absolute minimum TCK cycle time) now consists of two specifications—one with TDO sampled on posedge of TCK and one sampled with TDO sampled on negedge of TCK.</li> <li>Table 48 (Aurora LVDS interface timing specifications)</li> <li>Specification change: Data rate typ. value is undefined (was 1200 Mbps)</li> <li>Specification change: Data rate typ. value is nudefined (was 1200 Mbps)</li> <li>Specification change: CUI (Aurora lane unit interval) is now specified by data rate</li> <li>Characteristic vs. Requirement change: J<sub>D</sub> (Transmit lane deterministic jitter) is "SR" (was "CC")</li> </ul>
		Characteristic vs. Requirement change: J <sub>T</sub> (Transmit lane total jitter) is "SR" (was "CC")
		Electrical characteristics—AC specifications—DSPI
		<ul> <li>Section 3.19.2, DSPI timing with CMOS and LVDS pads: Substantive changes to entire section, including reclassification of content as:</li> <li>Table 51 (DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0, CPHA = 0 or 1)</li> <li>Table 52 (DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1, CPHA = 0 or 1)</li> <li>Table 54 (DSPI LVDS slave timing – full duplex – modified transfer format (MTFE = 0/1))</li> <li>Table 55 (DSPI LVDS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock,)</li> <li>Table 56 (DSPI CMOS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock,)</li> </ul>

Table 76	Revision	history	(continued)
	REVISION	Instory	(continueu)

Revision	Date	Description of changes		
2	4/2013	Electrical characteristics—AC specifications—FlexRay (con't)		
		<ul> <li>Table 66 (RxD input characteristics):</li> <li>New specification: dCCRxAsymAccept15 (Acceptance of asymmetry at receiving CC with 15 pF load)</li> <li>New specification: dCCRxAsymAccept25 (Acceptance of asymmetry at receiving CC with 25 pF load)</li> <li>Column added: SR/CC (system requirement or controller characteristic)</li> <li>Column added: Classification (parameters are guaranteed by design)</li> </ul>		
		Electrical characteristics—AC specifications—PSI5		
		<ul> <li>Section 3.19.6, PSI5 timing</li> <li>Table 67 (PSI5 timing):</li> <li>Specification description for t<sub>MSG_DLY</sub> changed to, "Delay from last bit of frame (CRC0) to assertion of new message received interrupt" (was, "Delay from last bit of frame (end of idle time)")</li> <li>Specification description for t<sub>MSG_JIT</sub> changed to, "Delay jitter from last bit of frame (CRC0) to assertion of new message received interrupt" (was, "Delay from last bit of frame (CRC0) to assertion of new message received interrupt" (was, "Delay from last bit of frame (CRC0) to assertion of new message received interrupt" (was, "Delay from last bit of frame (CRC0) to assertion of new message received interrupt" (was, "Delay from last bit of frame (CRC0) to assertion of new message received interrupt" (was, "Delay from last bit of frame (CRC0) to assertion of new message received interrupt" (was, "Delay from last bit of frame (CRC0) to assertion of new message received interrupt (was, "Delay from last bit of frame (CRC0) to assertion of new message received interrupt) to ±(1 PSI5_1µs_CLK + 1 PBRIDGEn_CLK); was 1 cycle</li> <li>Footnote 2 ("Measured in PSI5 1 MHz clock cycles (PSI5_1us_CLK on the device).") on the unit for t<sub>SYNC_JIT</sub> deleted</li> <li>Classification change: t<sub>MSG_DLY</sub> (Delay from last bit of frame (CRC0) to assertion of new message received interrupt) is "D" (was "C")</li> <li>Classification change: t<sub>SYNC_DLY</sub> (Delay from internal sync pulse to sync pulse trigger at the SDOUT_PSI5_n pin) is "D" (was "C")</li> <li>Classification change: t<sub>SYNC_JIT</sub> (Delay jitter from internal sync pulse to sync pulse trigger at the SDOUT_PSI5_n pin) is "D" (was "C")</li> </ul>		
		Electrical characteristics—AC specifications—UART		
		Section 3.18.7, UART timing <ul> <li>New</li> </ul>		
		Electrical characteristics—AC specifications—EBI		
		Section 3.16.7, External Bus Interface (EBI) Timing: • New		
		Package characteristics		
		<ul><li> 292 MAPBGA case drawing Rev. A included.</li><li> 416 TEPBGA case drawing Rev. 0 included.</li></ul>		
		Electrical characteristics—Thermal Characteristics		
		<ul><li>Table 74 (Thermal characteristics)</li><li>This table consolidates what were formerly separate thermal specifications tables for each package. All values have been updated.</li></ul>		

Table 1	76	Revision	history	(continued)
lable	10.	REVISION	IIISLOIV	(continueu)

#### **Document revision history**

Revision	Date	Description of changes		
3	3/2014	Electrical characteristics—ADC specifications (con't)		
		<ul> <li>Table 28 (SDn ADC electrical specification):</li> <li>Removed the I<sub>LK_IN</sub> specification from table.</li> <li>For SNR<sub>DIFF150</sub>, SNR<sub>DIFF333</sub>, and SNR<sub>SE150</sub> specifications, added reference to "S/D ADC is functional in the range 3.0 V &lt; VDD_HV_ADR_D, 4.0 V" footnote.</li> <li>Moved V<sub>REF_BG_T</sub>, V<sub>REF_BG_TC</sub> and V<sub>REF_BG_LR</sub> specifications from ADC pin specification table to Device operating table.</li> <li>Removed I<sub>BG</sub> specification as it is already provided in the DC electrical table.</li> <li>Maximum value of parameter "GAIN" changed from "16" to "15"</li> </ul>		
		<ul> <li>Table 28 (SDn ADC electrical specification):</li> <li>Changed footnote from "The ±1% passband ripple specification is equivalent to 20 * log<sub>10</sub> (0.99) = 0.87 dB." to "The ±1% passband ripple specification is equivalent to 20 * log<sub>10</sub> (0.99) = 0.087 dB."</li> <li>Max value of δ<sub>GROUP</sub> modified for all values of OSR.</li> <li>t<sub>LATENCY</sub>, t<sub>SETTLING</sub> and t<sub>ODRECOVERY</sub>: "HPF = ON" and "HPF = OFF" conditions added. New max values.</li> <li>Added SINAD and THD specifications</li> </ul>		
		<ul> <li>RESOLUTION specification, added footnote "When using a GAIN setting of 16, the conversion result will always have a value of zero in the least significant bit. The gives an effective resolution of 15 bits."</li> </ul>		
		<ul> <li> δ<sub>GAIN</sub>  specification, changed Max value from "1"% to "1.5"%, "0.1"% to "5" mV, "0.25" % to "7.5" mV, and "0.5%" to 10" mV".</li> <li>VOFFSET specification, added 3 "After calibration" conditions, Δ<sub>VDD_HV_ADR_D</sub> &lt; 5% Δ<sub>VDD_HV_ADV_D</sub> &lt; 10% ΔT<sub>J</sub> &lt; 50 °C, Max value of "5" mV, Δ<sub>VDD_HV_ADR_D</sub> &lt; 5% Δ<sub>VDD_HV_ADV_D</sub> &lt; 10% ΔT<sub>J</sub> &lt; 100 °C, Max value of "7.5" mV and "After calibration" conditions, Δ<sub>VDD_HV_ADV_D</sub> &lt; 10% ΔT<sub>J</sub> &lt; 5%</li> </ul>		
		<ul> <li>"10" mV.</li> <li>Changed all SNR specification "Unit"s from "dB" to "dBFS".</li> <li>Changed SFDR specification "Unit" from "dB" to "dBFS".</li> </ul>		
		<ul> <li>Z<sub>IN</sub> specification, changed footnote to "Input impedance is valid over the full input frequency range.Input impedance is calculated in megaohms by the formula 25.6/(Gain * f<sub>ADCD_M</sub>).</li> <li>Common mode rejection ratio parameter changed symbol from "—" to "V<sub>cmrr</sub>".</li> <li>Anti-aliasing filter parameter, changed symbol "—" to "R<sub>Caaf</sub>".</li> <li>Stop band attenuation parameter, changed symbol "—" to "F<sub>curr</sub>".</li> </ul>		
		<ul> <li>Changed footnote in 13 "full input range (specified by Vin)" to "full input frequency range."</li> <li>Changed in footnote 15 "0.873" dB to "0.087" dB.</li> <li>f<sub>ADCD_M</sub>, changed "S/D clock 3(4)" to "S/D Modulator Input Clock" and replaced "—" with "4" in Min column.</li> </ul>		
		<ul> <li>f<sub>ADCD_S</sub> changed "conversion rate" to "output conversion rate".</li> </ul>		