E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z7
Core Size	32-Bit Tri-Core
Speed	300MHz
Connectivity	CANbus, EBI/EMI, Ethernet, FlexRAY, I ² C, LINbus, SPI, PSI, UART/USART
Peripherals	DMA, LVD, POR, Zipwire
Number of I/O	-
Program Memory Size	8.64MB (8M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	404K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 12b SAR, 16b Sigma-Delta
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	416-BBGA
Supplier Device Package	416-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5777mk0mvu8r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	_
Α	NC	PX[0]	PN[0]	PH[12]	PC[15]	PF[3]	PF[5]	PH[14]	PH[15]	PK[15]	PM[8]	PX[2]	PQ[14]	PH[9]	PQ[4]	PQ[10]	PQ[9]	VDD_HV_ FLA	PQ[3]	PH[0]	PA[0]	PA[4]	ESRO	PF[14]	VDD_HV_ IO_MAIN		A
в	PD[15]	PD[14]	PM[15]	PH[13]	PC[13]	PM[11]	PM[10]	PF[4]	PM[3]	PK[14]	PM[7]	PQ[15]	PX[1]	PQ[7]	PQ[6]	PQ[11]	PQ[8]	VDD_HV_ FLA	PQ[5]	PM[9]	PA[12]	PORST	TESTMODE	VDD_HV_ IO_MAIN		VDD_LV	в
с	PC[7]	PL[2]	PM[14]	PM[12]	PC[10]	PC[14]	PM[2]	PM[0]	PM[1]	PM[6]	PM[4]	PQ[13]	PH[4]	PE[10]	PH[7]	PD[0]	PD[3]	PD[2]	PH[8]	PH[3]	PA[10]	PA[1]	VDD_HV_I O_MAIN		VDD_LV	PA[14]	с
D	PN[2]	PN[4]	PN[1]	PC[6]	PC[12]	PC[11]	VDD_HV_ IO_FLEX		VDD_LV	PE[12]	PM[5]	PH[10]	PE[11]	VDD_HV_ PMC		PH[1]	PD[1]	PA[13]	PG[15]	PH[2]	PA[11]	VDD_HV_ IO MAIN		VDD_LV	PA[9]	PD[6]	D
Е	PN[3]	PC[9]	PL[7]	PL[1]			_											•					VDD_LV	PA[6]	PA[8]	VDD_HV_ IO_JTAG	E
F	PN[5]	PC[8]	PL[6]	PL[0]																			PA[5]	PA[7]	VSS_HV_ OSC	NC	F
G	PN[7]	PF[2]	PL[3]	PL[5]																			PD[7]	PI[15]	XTAL	EXTAL	G
н	PC[4]	PC[5]	PL[4]	VDD_LV																			PF[13]	NC	NC	NC	н
ſ	PN[9]	PN[6]	PC[3]																				PI[14]	PF[10]	PF[11]	PF[12]	L
к	PN[11]	PN[10]	PN[8]	VDD_HV_																			PF[9]	PH[5]	PH[6]	PJ[9]	к
L	PN[15]	PN[14]	PN[13]	PN[12]	n.																			PF[8]	PJ[3]	PJ[4]	L
м	PE[0]	PC[0]	PC[1]	PC[2]																			VDD_HV_I	PW[14]	PW[15]	PJ[2]	м
N	PG[0]	PE[4]	PE[2]	PE[1]																			PW[10]	PW[11]	PW[12]	PW[13]	N
Р	PI[9]	PI[8]	PQ[1]	PQ[2]						ТХЗР							VDD_HV_						VDD_LV	PW[7]	PW[8]	PW[9]	Р
R	VDD_LV_	PQ[0]	PD[12]	VDD_LV_						TX3N							NC NC							PW[4]	PW[5]	PW[6]	R
т	PK[1]	PE[3]	PD[13]	BD																			VDD_HV_I	PW[1]	PW[2]	PW[3]	т
U	PK[0]	PR[14]	PK[2]	PK[3]						TX2N	TX2P	TX1N	TX1P	TXON	TXOP	CLKN	CLKP						0_EBI	PV[13]	PV[14]	PV[15]	U
v	PR[15]	PR[12]	PB[13]	PB[12]																			VDD LV	PV[10]	PV[11]	PV[12]	v
w	PR[13]	PR[10]	PI[1]	VDD_HV_																			_	PV[7]	PV[8]	PV[9]	w
Y	PR[11]	PR[8]	PI[0]	ADR_D																			VDD_HV_I	PV[3]	PV[4]	PV[5]	Y
AA	PR[9]	PI[5]	PE[13]	PR[6]																			O_EBI PV[2]	PV[1]	PY[4]	PV[0]	
AB	PI[3]	PI[4]	PR[7]	PF[14]																				PT[2]	PT[7]	PT[12]	AB
AC	PI[2]	PD[11]	PG[8]	PE[15]	PRIO		PG[6]	PB[6]	PI [9]	PI [10]	PI[13]	PF[1]	PI [14]	PA[15]	PD[10]	VDD_HV_	PF[7]	VDD_HV_		עו ממע	NC	VDD_HV_		PT[3]	PT[8]	PT[13]	AC
	PR[/]	PRIOI	PG[7]	PK[10]	PB[1]	VDD_HV_	PG[5]	PB[7]	16[9]	PI [12]	PI[12]	PEIOI	DI[15]	PIIE	PB[11]	IO_MAIN VDD_HV_	PEIGI	IO_FLEXE	D2[3]	PSI61	psigi	IO_FLEXE	PS[1/1]	PT[4]	PT[0]	PT[14]	
۵F	DR[1]	PI[7]	PG[12]	PR[2]	VDD_HV_	ADR_D2	DR[A]	10[7]	VDD_HV_	PI [13]	DI[11]	PD[9]	PIIO	PR[Q]	PD[8]	IO_MAIN VDD_HV_	PI[7]	PS[1]	PS[4]	PS[7]	PS[10]	PS[13]	PS[15]	PT[5]	PT[10]	PT[15]	AF
ΔF		PI[6]	PG[11]	PB[3]	ADV_D	PR[3]	DR[5]	VDD_HV_	ADV_S	PI [11]	PI[10]	PB[10]	PI[1]	PB[9]	PA[3]	IO_MAIN VDD_HV_	PI[5]	PS[2]	PS[4]	PS[8]	PS[11]	PT[0]	PT[1]	PT[6]	PT[11]	NC	
	1	2	3	4	5	6	7	ADR_S 8	9	10	11	12	13	14	15	IO_MAIN 16	17	18	19	20	21	22	23	24	25	26	

Figure 4. 416-ball BGA emulation device pinout (top view)

1

MPC5777M Microcontroller Data Sheet, Rev. 6

Functional block	Port pin	Signal	Signal description	Direction	BGA ball (416 PD, 416 ED)	BGA ball (512 PD, 512 ED)
DSPI 4 Microsecond Bus	PD[2]	SCK_P	DSPI 4 Microsecond Bus Serial Clock, LVDS Positive Terminal	0	C18	F17
	PD[3]	SCK_N	DSPI 4 Microsecond Bus Serial Clock, LVDS Negative Terminal	0	C17	G17
	PD[0]	SOUT_P	DSPI 4 Microsecond Bus Serial Data, LVDS Positive Terminal	0	C16	F16
	PD[1]	SOUT_N	DSPI 4 Microsecond Bus Serial Data, LVDS Negative Terminal	0	D17	G16
DSPI 5 Microsecond Bus	PF[10]	SCK_P	DSPI 5 Microsecond Bus Serial Clock, LVDS Positive Terminal	0	J24	W24
	PF[9]	SCK_N	DSPI 5 Microsecond Bus Serial Clock, LVDS Negative Terminal	0	K23	W25
	PF[12]	SOUT_P	DSPI 5 Microsecond Bus Serial Data, LVDS Positive Terminal	0	J26	Y24
	PF[11]	SOUT_N	DSPI 5 Microsecond Bus Serial Data, LVDS Negative Terminal	0	J25	Y25
DSPI 6 Microsecond Bus	PQ[9]	SCK_P	DSPI 6Microsecond Bus Serial Clock, LVDS Positive Terminal	0	A17	A16
	PQ[8]	SCK_N	DSPI 6 Microsecond Bus Serial Clock, LVDS Negative Terminal	0	B17	B16
	PQ[11]	SOUT_P	DSPI 6 Microsecond Bus Serial Data, LVDS Positive Terminal	0	B16	A15
	PQ[10]	SOUT_N	DSPI 6 Microsecond Bus Serial Data, LVDS Negative Terminal	0	A16	B15

Table 4. LVDS pin descriptions (continued)

3 Electrical characteristics

3.1 Introduction

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" (Controller Characteristics) is included in the "Symbol" column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" (System Requirement) is included in the "Symbol" column.

NOTE

Within this document, $V_{DD_HV_IO}$ refers to supply pins $V_{DD_HV_IO_MAIN}$, $V_{DD_HV_IO_JTAG}$, $V_{DD_HV_IO_FLEX}$, $V_{DD_HV_IO_FLEXE}$, $V_{DD_HV_IO_EBI}$, and $V_{DD_HV_FLA}$. $V_{DD_HV_ADV}$ refers to ADC supply pins $V_{DD_HV_ADV_S}$ and $V_{DD_HV_ADV_D}$. $V_{DD_HV_ADR}$ refers to ADC reference pins $V_{DD_HV_ADR_S}$ and $V_{DD_HV_ADR_D}$. $V_{SS_HV_ADV}$ refers to ADC ground pins $V_{SS_HV_ADV_S}$ and $V_{SS_HV_ADV_D}$. $V_{SS_HV_ADR}$ refers to ADC reference pins $V_{SS_HV_ADR_S}$ and $V_{SS_HV_ADV_D}$. $V_{SS_HV_ADR}$ refers to ADC reference pins $V_{SS_HV_ADR_S}$ and $V_{SS_HV_ADR_D}$.

3.2 Absolute maximum ratings

Table 6 describes the maximum ratings of the device.

Symbol		Paramotor	Conditions	Va	lue	Unit
Symbol		Falanielei	Conditions	Min	Max	Onit
Cycle	SR	Lifetime power cycles	—	_	1000 k	_
V _{DD_LV}	SR	1.2 V core supply voltage ^{2,3,4}	—	-0.3	1.5	V
V _{DD_LV_BD}	SR	Emulation module voltage ^{2,3,4}	—	-0.3	1.5	V
V _{DD_HV_IO}	SR	I/O supply voltage ^{5,6}	—	-0.3	6.0	V
V _{DD_HV_PMC}	SR	Power Management Controller supply voltage ⁵	_	-0.3	6.0	V
V _{DD_HV_FLA}	SR	Flash core voltage ⁷	—	-0.3	4.5	V
V _{DDSTBY}	SR	RAM standby supply voltage ⁵	—	-0.3	6.0	V
V _{SS_HV_ADV} ⁸	SR	SAR and S/D ADC ground voltage	Reference to V _{SS_HV}	-0.3	0.3	V
V _{DD_HV_ADV} 9	SR	SAR and S/D ADC supply voltage	Reference to corresponding V _{SS_HV_ADV}	-0.3	6.0	V
$V_{SS_HV_ADR}^{10}$	SR	SAR and S/D ADC low reference	Reference to V_{SS_HV}	-0.3	0.3	V
V _{DD_HV_ADR} ¹¹	SR	SAR and S/D ADC high reference	Reference to corresponding V _{SS_HV_ADR}	-0.3	6.0	V
V _{DD_HV_IO_JTAG}	SR	Crystal oscillator, FEC MDIO/MDC, LFAST, JTAG ⁵	Reference to V _{SS_HV}	-0.3	6.0	V

Table 6. Absolute maximum ratings¹

Symbol		Parameter	Conditions		Value		Unit
Symbol		Parameter	Conditions	Min	Тур	Max	Unit
V _{DD_HV_ADR_D}	SR	SD ADC supply	Reduced SNR	3.0	V _{DD_HV_ADV_D}	4.5	V
		reference voltage	Full SNR	4.5		5.5 ³²	
V _{DD_HV_ADR_D} - V _{DD_HV_ADV_D}	SR	SD ADC reference differential voltage	_	_	—	25	mV
V _{SS_HV_ADR_D}	SR	SD ADC ground reference voltage			V _{SS_HV_ADV_D}		V
V _{SS_HV_ADR_D} - V _{SS_HV_ADV_D}	SR	V _{SS_HV_ADR_D} differential voltage	_	-25	—	25	mV
V _{DD_HV_ADR_S} ³⁵	SR	SARADC reference	—	2.0	V _{DD_HV_ADV_S}	4.0	V
				4.0		5.5 ³²	
V _{SS_HV_ADR_S}	SR	SAR ADC ground reference voltage			V _{SS_HV_ADV_S}		V
V _{DD_HV_ADR_S} - V _{DD_HV_ADV_S}	SR	SARADC reference differential voltage	—	_	—	25	mV
V _{SS_HV_ADR_S} - V _{SS_HV_ADV_S}	SR	V _{SS_HV_ADR_S} differential voltage	_	-25	—	25	mV
V _{SS_HV_ADV} - V _{SS}	SR	V _{SS_HV_ADV} differential voltage	_	-25	—	25	mV
V _{RAMP_LV}	SR	Slew rate on core power supply pins	_	_	—	100	V/ms
V _{RAMP_HV}	SR	Slew rate on HV power supply pins	_	_	—	100	V/ms
V _{por_rel}	СС	POR release trip point	-40 °C < Tj < 150 °C	3.10	—	4.26	V
V _{por_hys}	СС	POR hysteresis	-40 °C < Tj < 150 °C	150	—	300	mV
V _{IN}	SR	I/O input voltage range	—	0	—	5.5	V
	•		Injection current		•		•
I _{IC}	SR	DC injection current (per pin) ^{36,37,38}	Digital pins and analog pins	-3.0	—	3.0	mA
I _{MAXSEG}	SR	Maximum current per power segment ³⁹	—	-80	—	80	mA

Table 8. Device operating conditions¹ (continued)

¹ The ranges in this table are design targets and actual data may vary in the given range.

² Maximum operating frequency is applicable to the computational cores and platform for the device. See the Clocking chapter in the MPC5777M Microcontroller Reference Manual for more information on the clock limitations for the various IP blocks on the device.

³ Core voltage as measured on device pin to guarantee published silicon performance.

⁴ During power ramp, voltage measured on silicon might be lower. maximum performance is not guaranteed, but correct silicon operation is guaranteed. Refer to the Power Management and Reset Generation Module chapters in the MPC5777M Microcontroller Reference Manual for further information.

- ³⁸ The I/O pins on the device are clamped to the I/O supply rails for ESD protection. When the voltage of the input pin is above the supply rail, current is injected through the clamp diode to the supply rail. For external RC network calculation, assume typical 0.3 V drop across the active diode. The diode voltage drop varies with temperature.
- ³⁹ Sum of all controller pins (including both digital and analog) must not exceed 200 mA. A V_{DD_HV_IO} power segment is defined as one or more GPIO pins located between two V_{DD_HV_IO} supply pins.

Symbol		Parameter	Conditions		Value		Unit
Symbol		raiametei	Conditions	Min	Тур	Max	Unit
		Frequency					•
_	SR	Standard JTAG 1149.1/1149.7 frequency	_			50	MHz
_	SR	High-speed debug frequency	_	—	_	320	MHz
_	SR	Data trace frequency	_	—	_	1250	MHz
		Temperature	e				
T _{J_BD}	SR	Device junction operating temperature range		-40.0	—	150.0	°C
T _{A _BD}	SR	Ambient operating temperature range	_	-40.0	_	125.0	°C
		Voltage					
V _{DD_LV_BD}	SR	Buddy core supply voltage	—	1.2		1.365	V
$V_{\text{DD}_\text{HV}_\text{IO}_\text{BD}}$	SR	Buddy I/O supply voltage	—	3.0		5.5	V
V _{RAMP_LV_BD}	SR	Buddy slew rate on core power supply pins		—	_	100	V/ms
V _{RAMP_HV_BD}	SR	Buddy slew rate on HV power supply pins		—	—	100	V/ms

Table 9. Emulation (buddy) device operating conditions¹

¹ The ranges in this table are design targets and actual data may vary in the given range.

3.5 DC electrical specifications

The following table describes the DC electrical specifications. **Table 10. DC electrical specifications**¹

Symbol		Parameter	Conditions		Value		Unit
Gymbol		i arameter	Conditions	Min	Тур	Мах	Onic
I _{DD_LV}	СС	Maximum operating current on the V _{DD_LV} supply ²	T _J = 150 °C V _{DD_LV} = 1.325 V f _{MAX}	_	_	1140	mA
I _{DDAPP_LV}	СС	Application use case operating current on the $V_{DD_{LV}}$ supply ³	T _J = 150 °C V _{DD_LV} = 1.325 V f _{MAX}	_	_	950	mA
I _{DD_LV_PE}	СС	Operating current on the V _{DD_LV} supply for flash program/erase	T _J = 150 ^o C	_	_	40	mA



Figure 9. I/O output DC electrical characteristics definition

The following tables provide DC characteristics for bidirectional pads:

- Table 14 provides output driver characteristics for I/O pads when in WEAK configuration.
- Table 15 provides output driver characteristics for I/O pads when in MEDIUM configuration.
- Table 16 provides output driver characteristics for I/O pads when in STRONG configuration.
- Table 17 provides output driver characteristics for I/O pads when in VERY STRONG configuration.
- Table 18 provides output driver characteristics for the EBI pads.

NOTE

Driver configuration is controlled by SIUL2_MSCR*n* registers. It is available within two PBRIDGEA_CLK clock cycles after the associated SIUL2_MSCR*n* bits have been written.

Table 14 shows the WEAK configuration output buffer electrical characteristics.

Table 14. WEAK configuration output buffer electrical characteristics

Symbo	4	Parameter	Conditions ^{1,2}		Value			
Gymbe		i di diffeter	Conditions	Min	Тур	Max	Onit	
R _{OH_W}	СС	PMOS output impedance weak configuration	4.5 V < V _{DD_HV_IO} < 5.5 V Push pull, I _{OH} < 0.5 mA	520	800	1052	Ω	
R _{OL_W}	СС	NMOS output impedance weak configuration	4.5 V < V _{DD_HV_IO} < 5.5 V Push pull, I _{OL} < 0.5 mA	520	800	1052	Ω	

Symbo		Poromotor	Conditions ^{1,2}		Value		Unit
Symbo	1	Falameter	Conditions /	Min	Тур	Max	Unit
f _{MAX_M}	СС	Output frequency	C _L = 25 pF ³	—	—	12	MHz
			C _L = 50 pF ³	_		6	
			C _L = 200 pF ³	_	—	1.5	
t _{TPD50-50} 4	СС	50-50 % Output pad propagation delay time	V _{DD_HV_IO} = 5 V +/- 10 %, C _L = 25 pF	_	—	21/17	ns
			$V_{DD_{HV_{IO}}} = 5.0 V +/- 10 \%,$ $C_{L} = 50 pF$	_	—	35/27	ns
t _{TR_M}	СС	Transition time output pin MEDIUM configuration ⁵	C _L = 25 pF 4.5 V < V _{DD_HV_IO} < 5.5 V	10	—	30	ns
			C _L = 50 pF 4.5 V < V _{DD_HV_IO} < 5.5 V	20	—	60	
			C _L = 200 pF 4.5 V < V _{DD_HV_IO} < 5.5 V	60	—	200	
			C _L = 25 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁶	12	—	42	
			C _L = 50 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁶	24	—	86	
			C _L = 200 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁶	70	—	300	
t _{skew_m}	СС	Difference between rise and fall time	—	—	—	25	%
I _{DCMAX_M}	СС	Maximum DC current	—	—	—	4	mA

Table 15. MEDIUM configuration output buffer electrical characteristics (continued)

¹ All VDD_HV_IO conditions for 4.5V to 5.5V are valid for VSIO[VSIO_xx] = 1, and all specifications for 3.0V to 3.6V are valid for VSIO[VSIO_xx] = 0

² During power up operation, the minimum required voltage to come out of reset state is determined by the V_{PORUP_HV} monitor, which is defined in the voltage monitor electrical characteristics table. Note that the V_{PORUP_HV} monitor is connected to the V_{DD_HV} IO MAIN0 physical I/O segment.

- ³ C_L is the sum of external capacitance. Device and package capacitances (C_{IN}, defined in Table 12) are to be added to calculate total signal capacitance (C_{TOT} = C_L + C_{IN}).
- ⁴ If two values are given for propagation delay, the first value is for rising edge signals and the second for falling edge signals.

⁵ Transition time maximum value is approximated by the following formula:

0 pF < C_L < 50 pF t_{TR} (ns) = 5.6 ns + C_L (pF) × 1.11 ns/pF

50 pF < C₁ < 200 pF
$$t_{TR}$$
 (ns) = 13 ns + C₁ (pF) × 0.96 ns/pF

⁶ Only for $V_{DD_HV_IO_JTAG}$ segment when VSIO[VSIO_IJ] = 0 or $V_{DD_HV_IO_FLEX}$ segment when VSIO[VSIO_IF] = 0

Table 16 shows the STRONG configuration output buffer electrical characteristics.

0 mm h a l		Damanatan	O an dition of		Value		11
Symbol		Parameter	Conditions	Min	Тур	Max	Unit
I _{RMS_W}	СС	RMS I/O current for WEAK configuration	C _L = 25 pF, 2 MHz V _{DD} = 5.0 V ± 10%		—	1.1	mA
			C _L = 50 pF, 1 MHz V _{DD} = 5.0 V ± 10%		_	1.1	
			C _L = 25 pF, 2 MHz V _{DD} = 3.3 V ± 10%	—	—	0.6	
			C _L = 50 pF, 1 MHz V _{DD} = 3.3 V ± 10%	—	—	0.6	
I _{RMS_M}	СС	RMS I/O current for MEDIUM configuration	C _L = 25 pF, 12 MHz V _{DD} = 5.0 V ± 10%	_	—	4.7	mA
			C _L = 50 pF, 6 MHz V _{DD} = 5.0 V ± 10%	_	—	4.8	
			C _L = 25 pF, 12 MHz V _{DD} = 3.3 V ± 10%	_	—	2.6	
			C _L = 50 pF, 6 MHz V _{DD} = 3.3 V ± 10%	_	—	2.7	
I _{RMS_S}	СС	RMS I/O current for STRONG configuration	C _L = 25 pF, 50 MHz V _{DD} = 5.0 V ± 10%	—	—	19	mA
			C _L = 50 pF, 25 MHz V _{DD} = 5.0 V ± 10%	—	—	19	
			C _L = 25 pF, 50 MHz V _{DD} = 3.3 V ± 10%	-	—	10	
			C _L = 50 pF, 25 MHz V _{DD} = 3.3 V ± 10%	-	—	10	
I _{RMS_V}	СС	RMS I/O current for VERY STRONG configuration	C _L = 25 pF, 50 MHz, V _{DD} = 5.0V +/- 10%	—	—	22	mA
			C _L = 50 pF, 25 MHz, V _{DD} = 5.0V ± 10%	—	—	22	
			C _L = 25 pF, 50 MHz, V _{DD} = 3.3V ± 10%	—	—	11	
			C _L = 25 pF, 25 MHz, V _{DD} = 3.3V ± 10%	—	—	11	
I _{RMS_EBI}	СС	RMS I/O current for External Bus output pins	C_{DRV} = 6 pF, f _{EBI} = 66.7 MHz, $V_{DD_HV_IO_{EBI}}$ = 3.3 V ± 10%	-	—	9	mA
			C_{DRV} = 12 pF, f _{EBI} = 66.7 MHz, $V_{DD_HV_IO_{EBI}}$ = 3.3 V ± 10%	_	-	15	
			C_{DRV} = 18 pF, f _{EBI} = 66.7 MHz, V_DD_HV_IO_EBI = 3.3 V ± 10%		—	27	
			C_{DRV} = 30 pF, f _{EBI} = 66.7 MHz, V _{DD_HV_IO_EBI} = 3.3 V ± 10%		_	42	

Table 19. I/O consumption¹

3.9 Oscillator and FMPLL

The Reference PLL (PLL0) and the System PLL (PLL1) generate the system and auxiliary clocks from the main oscillator driver.



Figure 12. PLL integration

Table 21. FLLV electrical characteristics

Symbol		Parameter	Conditions		Value		Unit
Gymbol		i arameter	Conditions	Min	Тур	Max	Onic
f _{PLLOIN}	SR	PLL0 input clock ^{1,2}	-	8	—	44	MHz
Δ_{PLL0IN}	SR	PLL0 input clock duty cycle ²	—	40	—	60	%
f _{PLL0VCO}	CC	PLL0 VCO frequency	—	600	—	1250	MHz
f _{PLL0VCOFR}	CC	PLL0 VCO free running frequency	—	35	—	400	MHz
f _{PLL0PHI}	CC	PLL0 output frequency	—	4.762	—	400	MHz
t _{PLL0LOCK}	CC	PLL0 lock time	—	—	—	110	μs
	CC	PLL0_PHI single period jitter ³ fPLL0IN = 20 MHz (resonator)	f _{PLL0PHI} = 400 MHz, 6-sigma	—	—	200	ps
Δ _{PLL0} PHI1SPJ	CC	PLL0_PHI1 single period jitter ³ fPLL0IN = 20 MHz (resonator)	f _{PLL0PHI1} = 40 MHz, 6-sigma	—	—	300 ⁴	ps

load_cap_sel[4:0] from DCF record	Load capacitance ^{1,2} (pF)
00000	1.032
00001	1.976
00010	2.898
00011	3.823
00100	4.751
00101	5.679
00110	6.605
00111	7.536
01000	8.460
01001	9.390
01010	10.317
01011	11.245
01100	12.173
01101	13.101
01110	14.029
01111	14.957

Table 24. Selectable load capacitance

¹ Values are determined from simulation across process corners and voltage and temperature variation. Capacitance values vary ±12% across process, 0.25% across voltage, and no variation across temperature.

² Values in this table do not include the die and package capacitances given by Cs_xtal/Cs_extal in Table 23 (External Oscillator electrical specifications).

Symbol		Devementer	Conditions	Value		
		Parameter	Conditions	Min	Max	Unit
V _{ALTREF}	SR	ADC alternate reference voltage	alternate V _{ALTREF} < V _{DD_HV_IO_MAIN}		V _{DD_HV_ADV_S}	V
V _{IN}	/ _{IN} SR ADC input signal 0 ·		$0 < V_{IN} < V_{DD_HV_IO_MAIN}$	$V_{SS_HV_ADR_S}$	V _{DD_HV_ADR_S}	V
f _{ADCK}	SR	Clock frequency	T _J < 150 °C	7.5	14.6	MHz
t _{ADCPRECH}	SR	ADC precharge time	Fast SAR—fast precharge	135	—	ns
			Fast SAR—full precharge	270	—	
			Slow SAR (SARADC_B)—fast precharge	270		
			Slow SAR (SARADC_B)—full precharge	540	—	
ΔV _{PRECH}	SR	Precharge voltage precision	Full precharge $V_{PRECH} = V_{DD_HV_ADR_S}/2$ $T_J < 150 \ ^{C}$	-0.25	0.25	V
			Fast precharge V _{PRECH} = V _{DD_HV_ADR_S} /2 T _J < 150 °C	-0.5	0.5	V
ΔV _{INTREF}	CC Internal reference voltage precision Applies to all internal reference points (V _{SS_HV_ADR_S} , 1/3 * V _{DD_HV_ADR_S} , 2/3 * V _{DD_HV_ADR_S} -0.20		0.20	V		
t _{ADCSAMPLE}	SR	ADC sample time ²	Fast SAR – 12-bit configuration	0.750	—	μs
			Slow SAR (SARADC_B) – 12-bit configuration	1.500	_	
t _{ADCEVAL}	SR	ADC evaluation time	12-bit configuration (25 clock cycles)	1.712		μs
I _{ADCREFH} ^{3,4}	СС	ADC high reference current	Run mode $t_{conv} \ge 5 \ \mu s$ (average across all codes)	—	7	μA
			Run mode t _{conv} = 2.5 µs (average across all codes)	—	7	
			Power Down mode	—	6	
			Bias Current ⁵	—	+2	
I _{ADCREFL} 4	СС	ADC low reference current	Run mode t _{conv} ≥ 5 µs V _{DD_HV_ADR_S} <= 5.5 V	—	15	μA
			Run mode t_{conv} = 2.5 µs V _{DD_HV_ADR_S} <= 5.5 V	_	30	
			Power Down mode V _{DD_HV_ADR_S} <= 5.5 V	_	1	

Table 27. SARn ADC electrical specification¹

Symbol		Deveneeter	Conditions	V	alue	l lucit	
Бутрог	ATUE		Conditions	Min	Мах		
∆TUE ₁₂	СС	TUE degradation due to $V_{DD_HV_ADR_S}$ offset with respect to	$\begin{array}{l} V_{\text{IN}} < V_{\text{DD}_{} \text{HV}_{} \text{ADV}_{} \text{S}} \\ V_{\text{DD}_{} \text{HV}_{} \text{ADR}_{} \text{S}} - V_{\text{DD}_{} \text{HV}_{} \text{ADV}_{} \text{S}} \\ \in \left[0:25 \text{ mV}\right] \end{array}$	0	0	LSB (12b)	
		Vdd_hv_adv_s	V _{DD_HV_ADV_S}	$\begin{array}{l} V_{\text{IN}} < V_{\text{DD}_{\text{HV}_{\text{ADV}_{\text{S}}}} \\ V_{\text{DD}_{\text{HV}_{\text{ADR}_{\text{S}}}} - V_{\text{DD}_{\text{HV}_{\text{ADV}_{\text{S}}}} \\ \in [25:50 \text{ mV}] \end{array}$	-2	2	
			$\begin{array}{l} V_{\text{IN}} < V_{\text{DD}_{\text{HV}_{\text{ADV}_{\text{S}}}} \\ V_{\text{DD}_{\text{HV}_{\text{ADR}_{\text{S}}}} - V_{\text{DD}_{\text{HV}_{\text{ADV}_{\text{S}}}} \\ \in [50:75 \text{ mV}] \end{array}$	-4	4		
			$\begin{array}{l} V_{\text{IN}} < V_{\text{DD}_{\text{HV}_{\text{ADV}_{\text{S}}}} \\ V_{\text{DD}_{\text{HV}_{\text{ADR}_{\text{S}}}} - V_{\text{DD}_{\text{HV}_{\text{ADV}_{\text{S}}}} \\ \in [75:100 \text{ mV}] \end{array}$	-6	6		
			$\begin{array}{l} V_{DD_HV_ADV_S} < V_{IN} < \\ V_{DD_HV_ADR_S} \\ V_{DD_HV_ADR_S} - V_{DD_HV_ADV_S} \\ \in [0:25 \text{ mV}] \end{array}$	-2.5	2.5		
			V _{DD_HV_ADV_S} < V _{IN} < V _{DD_HV_ADR_S} V _{DD_HV_ADR_S} - V _{DD_HV_ADV_S} ∈ [25:50 mV]	-4	4		
			$ \begin{array}{l} V_{DD_HV_ADV_S} < V_{IN} < \\ V_{DD_HV_ADR_S} \\ V_{DD_HV_ADR_S} - V_{DD_HV_ADV_S} \\ \in [50:75 \text{ mV}] \end{array} $	-7	7		
			$\begin{array}{l} V_{DD_HV_ADV_S} < V_{IN} < \\ V_{DD_HV_ADR_S} \\ V_{DD_HV_ADR_S} - V_{DD_HV_ADV_S} \\ \in [75:100 \text{ mV}] \end{array}$	-12	12		
DNL	СС	Differential non-linearity	V _{DD_HV_ADV_S} > 4 V V _{DD_HV_ADR_S} > 4 V	-1	2	LSB (12b)	
INL	СС	Integral non-linearity	$\begin{array}{l} 4.0 \ V < V_{DD_{HV}ADV_{S}} < 5.5 \ V \\ 4.0 \ V < V_{DD_{HV}ADR_{S}} < 5.5 \ V \end{array}$	-3	3	LSB (12b)	
			$V_{DD_HV_ADV_S} = 2V$ $V_{DD_HV_ADR_S} = 2V$	-5	5		

Table 27. SARn ADC electrical specification¹ (continued)

¹ Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

² Minimum ADC sample times are dependent on adequate charge transfer from the external driving circuit to the internal sample capacitor. The time constant of the entire circuit must allow the sampling capacitor to charge within 1/2 LSB within the sampling window. Please refer to Figure 14 and Figure 15 for models of the internal ADC circuit, and the values to use in external RC sizing and calculating the sampling window duration.

- ³ I_{ADCREFH} and I_{ADCREFL} are independent from ADC clock frequency. It depends on conversion rate: consumption is driven by the transfer of charge between internal capacitances during the conversion.
- ⁴ Current parameter values are for a single ADC.
- ⁵ Extra bias current is present only when BIAS is selected.

#	# Symbol		Characteristic		Value	
, m	Cymbe	51		Min	Max	onit
12	t _{NTDIH}	СС	TDI/TDIC data hold time	5		ns
13 ⁹	t _{NTMSS}	СС	TMS/TMSC data setup time	5		ns
14	t _{NTMSH}	СС	TMS/TMSC data hold time	5		ns
15 ¹⁰	_	СС	TDO/TDOC propagation delay from falling edge of TCK ¹¹		16	ns
16		СС	TDO/TDOC hold time with respect to TCK falling edge (minimum TDO/TDOC propagation delay)	2.25		ns

Table 47. Nexus debug port timing¹ (continued)

¹ Nexus timing specified at $V_{DD_HV_IO_JTAG} = 4.0 \text{ V}$ to 5.5 V, and maximum loading per pad type as specified in the I/O section of the data sheet.

- 2 t_{CYC} is system clock period.
- ³ Achieving the absolute minimum TCK cycle time may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual peripheral frequency being used. To ensure proper operation TCK frequency should be set to the peripheral frequency divided by a number greater than or equal to that specified here.
- ⁴ This is a functionally allowable feature. However, it may be limited by the maximum frequency specified by the Absolute minimum TCK period specification.
- ⁵ This value is TDO/TDOC propagation time 36ns + 4 ns setup time to sampling edge.

⁶ This may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual system frequency being used.

- ⁷ This value is TDO/TDOC propagation time 16ns + 4 ns setup time to sampling edge.
- ⁸ TDIC represents the TDI bit frame of the scan packet in compact JTAG 2-wire mode.
- ⁹ TMSC represents the TMS bit frame of the scan packet in compact JTAG 2-wire mode.
- ¹⁰ TDOC represents the TDO bit frame of the scan packet in compact JTAG 2-wire mode.
- ¹¹ Timing includes TCK pad delay, clock tree delay, logic delay and TDO/TDOC output pad delay.



Figure 26. Nexus event trigger and test clock timings

Table 51. DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0, CPHA = 0 or 1¹

#	Symbol		Characteristic	Cone	dition	Val	ue ²	Unit			
π			Characteristic	Pad drive ³	Load (C _L)	Min	Мах				
10	t _{HO}	СС	SOUT data hold	SOUT and SCK drive strength							
						time after SCK ¹⁰	Very strong	25 pF	-7.7		ns
				Strong	50 pF	-11.0	_				
				Medium	50 pF	-15.0	_				

¹ All output timing is worst case and includes the mismatching of rise and fall times of the output pads.

² All timing values for output signals in this table are measured to 50% of the output voltage.

³ Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.

⁴ N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).

⁵ t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min $t_{SYS} = 10$ ns).

⁶ M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).

⁷ t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.

⁸ PCSx and PCSS using same pad configuration.

⁹ Input timing assumes an input slew rate of 1 ns (10% – 90%) and uses TTL / Automotive voltage thresholds.

¹⁰ SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.

щ	f Cumbal		Characteristic	Condition		Value ²		l l m i é																
#	Symb	01	Characteristic	Pad drive ³	Load (C _L)	Min	Max																	
5	t _{PCSC}	CC	PCSx to PCSS	PCS and PCS	S drive strength																			
			time°	Strong	25 pF	16.0	_	ns																
6	t _{PASC}	CC	PCSS to PCSx	PCS and PCS	S drive strength																			
			time	Strong	25 pF	16.0	_	ns																
				SIN	setup time																			
7	t _{SUI}	CC	SIN setup time to	SCK drive stre	ngth																			
			SCK CPHA = 0 ⁹	Very strong	25 pF	$25 - (P^{10} \times t_{SYS}^{5})$	_	ns																
					Strong	50 pF	$32.75 - (P^{10} \times t_{SY})$	_																
						Medium	50 pF	$52 - (P^{10} \times t_{SYS}^{5})$	_															
			SIN setup time to	SCK drive stre	ngth																			
			SCK CPHA = 1 ⁹	Very strong	25 pF	25.0	_	ns																
														Strong	50 pF	32.75	_							
				Medium	50 pF	52.0	_																	
				SIN	hold time																			
8	3 t _{HI} CC SIN hold time fro		SIN hold time from	SCK drive stre	ngth																			
			$CPHA = 0^9$	Very strong	0 pF	$-1 + (P^9 \times t_{SYS}^4)$	_	ns																
										Strong	0 pF	$-1 + (P^9 \times t_{SYS}^4)$	_											
				Medium	0 pF	$-1 + (P^9 \times t_{SYS}^4)$	_																	
			SIN hold time from	SCK drive stre	ngth																			
			CPHA = 1 ⁹	Very strong	0 pF	-1.0	_	ns																
																				Strong	0 pF	-1.0	_	
						Medium	0 pF	-1.0	—															
				SOUT data vali	d time (after SCI	≺ edge)																		
9	t _{SUO}	СС	SOUT data valid	SOUT and SC	K drive strength																			
			$CPHA = 0^{10}$	Very strong	25 pF	—	7.0 + t _{SYS} ⁵	ns																
						Strong 50 pF	—	8.0 + t _{SYS} ⁵																
				Medium	50 pF	—	16.0 + t _{SYS} ⁵																	
			SOUT data valid	SOUT and SC	K drive strength																			
			CPHA = 1^{10}	Very strong	25 pF	—	7.0	ns																
				Strong	50 pF	—	8.0																	
				Medium	50 pF	—	16.0																	
				SOUT data hold	d time (after SC	< edge)																		

Table 52. DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1, CPHA = 0 or 1^{1}

3.16.4 FlexRay timing

This section provides the FlexRay Interface timing characteristics for the input and output signals. These are recommended numbers as per the FlexRay EPL v3.0 specification.

3.16.4.1 TxEN



Figure 46. TxEN signal

Table 64. TxEN output characteristics¹

Symbol		Characteristic	Va	Unit	
				Max	onne
dCCTxEN _{RISE25}	СС	Rise time of TxEN signal at CC	_	9	ns
dCCTxEN _{FALL25}	СС	Fall time of TxEN signal at CC	_	9	ns
dCCTxEN ₀₁	СС	Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge		25	ns
dCCTxEN ₁₀	СС	Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge		25	ns

¹ TxEN pin load maximum 25 pF

Revision	Date	Description of changes
2	4/2013	Package pinouts and signal descriptions (con't)
		 Table 4 (LVDS pin descriptions): In SIPI/LFAST, Differential DSPI2, and Differential DSPI 5 groups, changed port pin "PF[7]" to "PD[7]" Changed the polarity of the signal assigned to several port pins. For example, the signal for port pin PD[7] has been changed to "SIPI_RXP" (was SIPI_RXN) and "Interprocessor Bus LFAST, LVDS Receive Positive Terminal" (was "Interprocessor Bus LFAST, LVDS Receive Positive Terminal" (was "Interprocessor Bus LFAST, LVDS Receive Positive Terminal"). This change affects port pins PD[7], PF[13], PA[14], PD[6], PA[7], PA[8], PD[2], PD[3], PD[0], PD[1], PF[10], PF[9], PF[11], PF[12], PQ[8], PQ[9], PQ[10], PQ[11], PI[14], and PI[15]. Added package ball locations
		Electrical characteristics—Miscellaneous
		 Section 3, Electrical characteristics: Thermal characteristics section has been moved to Package characteristics section. Following note removed: "All parameter values in this document are tested with nominal supply voltage values (VDD_LV = 1.25 V, VDD_HV = 5.0 V ± 10%, VDD_HV_IO = 5.0 V ± 10% or 3.3 V ± 10%) and TA = -40 to 125 °C unless otherwise specified.". Operating conditions will appear elsewhere in the data sheet. Added VDD_HV_IO_FLEX before VDD_HV_FLA in the second note on the page
		Electrical characteristics—Absolute maximum ratings
		 Table 6 (Absolute maximum ratings): I_{MAXD} specification now given by pad type (Medium, Strong, and Very Strong) I_{MAXA} specification deleted. New specification: I_{INJD} (Maximum DC injection current for digital pad) New specification: I_{INJA} (Maximum DC injection current for analog pad) New specification: V_{ERS} (Maximum current per power segment) New specification: V_{ERS} (Flash erase acceleration supply) New specification: V_{DD_HV_IO_EBI} (External Bus Interface supply) Changed "Emulation module supply" to "BD supply" in the VDD_LV_BD – BDD_LV row Maximum junction temperature changed from 125 °C to 165 °C in cumulative time limits on voltage levels for V_{DD_LV} and V_{DD_LV_BD} Footnote added to V_{FERS}: V_{FERS} is a factory test supply pin that is used to reduce the erase time of the flash. It is only available in bare die devices. There is no V_{FERS} pin in the packaged devices. The V_{FERS} supply pad can be bonded to ground (V_{SS_HV}) to disable, or connected to 5.0 V ± 5% to use the flash erase acceleration feature. Pad can be left at 5 V ± 5% in normal operation. Footnote added to V_{IN}: "The maximum input voltage on an I/O pin tracks with the associated I/O supply maximum. For the injection current condition on a pin, the voltage will be equal to the supply plus the voltage drop across the internal ESD diode from I/O pin to supply. The diode voltage varies greatly across process and temperature, but a value of 0.3V can be used for nominal calculations." Footnote V_{DD_LV} changed: "1.32 – 1.375 V range allowed periodically for supply with sinusoidal shape and average supply value below 1.288 V at maximum TJ = 165 °C" (was 1.275)

Table 76. Revision history (continued)

Revision	Date	Description of changes
2	4/2013	Electrical characteristics—Oscillator and FMPLL (con't)
		 Table 23 (External Oscillator electrical specifications): New specification: V_{HYS} (Comparator Hysteresis) New specification: V_{EXTAL} (Oscillation Amplitude on the EXTAL pin after startup) Specification change: I_{XTAL} range values changed: f_{XTAL} ranges are 4–8 MHz, >8–20 MHz, and >20–40 MHz (previously stated as 4–8 MHz, 8–16 MHz, and 20–40 MHz Specification change t_{Cst} (Crystal start-up time) is now specified by temperature range Specification change: V_{ILEXT} specified at V_{REF} = 0.28 * V_{DD_HV_IO_JTAG} (previously specified at V_{DDOSC} = 3.0 V and V_{DDOSC} = 5.5 V) Specification change: V_{ILEXT} specified at V_{REF} = 0.28 * V_{DD_HV_IO_JTAG} (previously specified at V_{DDOSC} = 3.0 V and V_{DDOSC} = 5.5 V) Specification change: C_{S_EXTAL} values specified by package (was previously based on selected load capacitance value) Specification change: G_{S_XTAL} values specified by package (was previously based on selected load capacitance value) Specification change: G_{S_XTAL} values specified by package (was previously based on selected load capacitance value) Specification change: G_{S_XTAL} values specifications (was previously specified without conditions) Footnote added to C_{S_EXTAL}. C_{S_XTAL} to refer to crystal manufacturer's specifications for load capacitance values. Footnote added: "Amplitude on the EXTAL pin after startup is determined by the ALC block, i.e., the Automatic Level Control Circuit. The function of the ALC is to provide high drive current during oscillator startup, but reduce current after oscillations." Footnote added: "IxTAL is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded. This is the maximum current during startup of the oscillator. The current after oscillation is typically in the 2–3 mA range and is dependent on the load and series resistance of the crystal." VILEXT parameter, changed "External Reference" t
		Electrical characteristics—ADC specifications
		 Section 3.10.1, ADC input description Table 26 (ADC pin specification) I_{LK-IN} specification change: removed T_A = 125 °C row from (T_A = 125 °C) I_{LK_INUD}, I_{LK_INUSD}, I_{LK_INREF}, and I_{LK_INOUT} specification changes to parameters, conditions, and values. Specification change: I_{INJ} min value is –3 mA (was –1) Specification change: C_S max value is 8.5 pF (was 7) Specification change: R_{SWn} max value for SARn channels is 1.1 kΩ (was 0.6)

Table 76	Revision	history	(continued)
	IVEAISIOII	matory	(continueu)

Document revision history

Revision	Date	Description of changes
4	9/2014	Electrical characteristics—DC electrical specification
		 In Section 3.1, Introduction, added the following to note text: "V_{DD_HV_ADV} refers to ADC supply pins V_{DD_HV_ADV_S} and V_{DD_HV_ADV_D}. V_{DD_HV_ADR} refers to ADC reference pins V_{DD_HV_ADR_S} and V_{DD_HV_ADR_D}. V_{SS_HV_ADV} refers to ADC ground pins V_{SS_HV_ADV_S} and V_{SS_HV_ADV_D}. V_{SS_HV_ADV} refers to ADC reference pins V_{SS_HV_ADR_S} and V_{SS_HV_ADV_D}. V_{SS_HV_ADR} refers to ADC reference pins V_{SS_HV_ADR_S} and V_{SS_HV_ADV_D}. V_{SS_HV_ADR} refers to ADC reference pins V_{SS_HV_ADR_S} and V_{SS_HV_ADR_D}." In Table 10 (DC electrical specifications), changed I_{DD_HV_PMC} maximum for PMC only condition (was 5 mA, is 25 mA). Added "This includes PMC consumption, LFAST PLL regulator current, and Nwell bias regulator current" to footnote associated with this value. In Table 10 (DC electrical specifications), changed I_{DD_LV} maximum to 1140 mA (was 600 mA) and added "V_{DD_LV} = 1.325 V" to conditions. In Table 10 (DC electrical specifications), changed I_{DDAPP_LV} specification. In Table 10 (DC electrical specifications), changed the conditions for I_{DDSTBY_RAM} and I_{DDSTBY_REG} (were "to 6 V", are "to 5.5 V"). In Table 10 (DC electrical specifications), I_{DDSTBY_RAM} specification: changed max value for 40°C condition to 60 µA (was 40). Changed max value for 85°C condition to 100 µA (was 60). In Table 10 (DC electrical specifications), V_{STBY_BO} specification: changed min value to 0.9 V (was 0.8).
		Electrical characteristics—I/O pad current specification
		 Table 12 (I/O input DC electrical characteristics), Table 13 (I/O pull-up/pull-down DC electrical characteristics), Table 14 (WEAK configuration output buffer electrical characteristics), Table 15 (MEDIUM configuration output buffer electrical characteristics), Table 16 (STRONG configuration output buffer electrical characteristics), Table 17 (VERY STRONG configuration output buffer electrical characteristics), Table 19 (I/O consumption) added the following footnote to Conditions heading: "During power up operation, the minimum required voltage to come out of reset state is determined by the V_{PORUP_HV} monitor, which is defined in the voltage monitor electrical characteristics table. Note that the V_{PORUP_HV} monitor is connected to the V_{DD_HV_IO_MAINO} physical I/O segment." Table 12 (I/O input DC electrical characteristics), changed V_{IHCMOS_H} min value to 0.4 (was 0.5). Table 12 (I/O input DC electrical characteristics), changed V_{IHAUT} min value to 3.9 V (was 3.8). Table 12 (I/O input DC electrical characteristics), revised I_{LKG} and I_{LKG_EBI} rows.

Revision	Date	Description of changes
4	9/2014	Electrical characteristics—I/O pad current specification
		 Table 14 (WEAK configuration output buffer electrical characteristics), R_{OH_W} and R_{OL_W}: changed min value to 517 (was 560) and max value to 1052 (was 1040). Table 15 (MEDIUM configuration output buffer electrical characteristics), R_{OH_M} and R_{OL_M}: changed min value to 135 (was 140). Table 16 (STRONG configuration output buffer electrical characteristics), R_{OH_S} and R_{OL_S}: changed min value to 30 (was 35) and max value to 77 (was 65). Table 17 (VERY STRONG configuration output buffer electrical characteristics), revised R_{OH_V} and R_{OL_V} conditions. Table 17 (VERY STRONG configuration output buffer electrical characteristics), R_{OH_V} and R_{OL_V}: changed max values to 72 (was 60) and 90 (was 75). Table 18 (EBI pad output electrical specification), R_{OH_EBI_GPIO} and R_{OL_EBI_GPIO}: changed max value to 400 (was 260). In Table 18 (EBI pad output electrical specification): V_{IHCMOS_H_EBI} specification: changed condition to "4.5 V < V_{DD_HV_IO_EBI} < 5.5 V" (was "3.0 V < V_{DD_HV_IO} < 3.6 V").
		Electrical characteristics—Oscillator and FMPLL
		 In Table 23 (External Oscillator electrical specifications), deleted the transconductance specification (g_m).
		Electrical characteristics—ADC specifications
		 Table 26 (ADC pin specification), I_{LK_INUD} specification: changed T_J < 40 °C condition max value to 50 nA (was 70). Changed T_J < 150 °C condition max value to 150 nA (was 220). In Table 27 (SARn ADC electrical specification): added condition rows for full and fast precharge to t_{ADCPRECH}, revised condition entries for ΔV_{PRECH}. In Table 28 (SDn ADC electrical specification), changed the max value for t_{LATENCY} at HPF = OFF (was 2*δ_{GROUP}, is δ_{GROUP}). In Table 28 (SDn ADC electrical specification), changed the max value for GAIN (was 15, is 16). Table 28 (SDn ADC electrical specification), sNR_{SE150}: changed GAIN=1 min value to 72 (was 74), GAIN=2 min value to 69 (was 71), GAIN=4 min value to 66 (was 68), GAIN=8 min value to 63 (was 65), and GAIN=16 min value to 60 (was 62). Table 28 (SDn ADC electrical specification), δ_{GROUP} specification: changed OSR = 75 max value to 696 Tclk (was 746), changed OSR = 96 max value to 946.5 Tclk (was 946.4). In Table 28 (SDn ADC electrical specification), added footnote to parameter column for t_{LATENCY}.
		Electrical characteristics—Power management: PMC, POR/LVD, sequencing
		 In Section 3.16, Power management: PMC, POR/LVD, sequencing, replaced PMC operating conditions and external regulators supply voltage table with a cross reference to Table 8 (Device operating conditions). In Table 35 (Device power supply integration), changed minimum VDD_LV external capacitance footnote to "variation over voltage, temperature, and aging" (was "variation over process, voltage, temperature, and aging.") In Table 36 (Flash power supply), revised table footnotes and added new "After trimming; 25°C < TJ ≤ 150°C" condition to V_{DD_HV_FLA}.