



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 25 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 5.5V |
| Data Converters | A/D 17x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-VQFN Exposed Pad |
| Supplier Device Package | 28-QFN (6x6) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16f1516-e-ml |

1.2 Pin Utilization

Five pins are needed for ICSP $^{\text{TM}}$ programming. The pins are listed in Table 1-1 and Table 1-2.

TABLE 1-1: PIN DESCRIPTIONS DURING PROGRAMMING – PIC16(L)F1526 AND PIC16(L)F1527

| Pin Name | During Programming | | | | |
|--------------|---------------------|------------------|--|--|--|
| Pili Name | Function | Pin Type | Pin Description | | |
| RB6 | ICSPCLK | I | Clock Input – Schmitt Trigger Input | | |
| RB7 | ICSPDAT | I/O | Data Input/Output – Schmitt Trigger Input | | |
| RG5/MCLR/VPP | Program/Verify mode | P ⁽¹⁾ | Program Mode Select/Programming Power Supply | | |
| VDD | Vdd | Р | Power Supply | | |
| Vss | Vss | Р | Ground | | |

Legend: I = Input, O = Output, P = Power

Note 1: The programming high voltage is internally generated. To activate the Program/Verify mode, high voltage needs to be applied to MCLR input. Since the MCLR is used for a level source, MCLR does not draw any significant current.

TABLE 1-2: PIN DESCRIPTIONS DURING PROGRAMMING – PIC16(L)F1512, PIC16(L)F1513, PIC16(L)F1516, PIC16(L)F1517, PIC16(L)F1518 and PIC16(L)F1519

| Din Nome | During Programming | | | | | |
|--------------|---------------------|------------------|--|--|--|--|
| Pin Name | Function | Pin Type | Pin Description | | | |
| RB6 | ICSPCLK | l | Clock Input – Schmitt Trigger Input | | | |
| RB7 | ICSPDAT | I/O | Data Input/Output – Schmitt Trigger Input | | | |
| RE3/MCLR/VPP | Program/Verify mode | P ⁽¹⁾ | Program Mode Select/Programming Power Supply | | | |
| VDD | VDD | Р | Power Supply | | | |
| Vss | Vss | Р | Ground | | | |

Legend: I = Input, O = Output, P = Power

Note 1: The programming high voltage is internally generated. To activate the Program/Verify mode, high voltage needs to be applied to MCLR input. Since the MCLR is used for a level source, MCLR does not draw any significant current.

2.0 DEVICE PINOUTS

The pin diagrams for the PIC16(L)F151X/152X family are shown in Figure 2-1 through Figure 2-7. The pins that are required for programming are listed in Table 1-1 and shown in bold lettering in the pin diagrams.

FIGURE 2-1: 28-PIN SPDIP, SOIC, SSOP DIAGRAM FOR PIC16(L)F1512, PIC16(L)F1513, PIC16(L)F1516 AND PIC16(L)F1518







FIGURE 2-2: 28-PIN UQFN DIAGRAM FOR PIC16(L)F1512, PIC16(L)F1513, PIC16(L)F1516 AND PIC16(L)F1518







4.3 Program/Verify Commands

The PIC16(L)F151X/152X implements 10 programming commands; each six bits in length. The commands are summarized in Table 4-1.

Commands that have data associated with them are specified to have a minimum delay of TDLY between the command and the data. After this delay 16 clocks are required to either clock in or clock out the 14-bit data word. The first clock is for the Start bit and the last clock is for the Stop bit.

TABLE 4-1: COMMAND MAPPING

| Command | | Mapping | | | | | | Data/Note |
|------------------------------------|---|------------------|---|---|---|---|-----|------------------|
| | | Binary (MSb LSb) | | | | | Hex | |
| Load Configuration | Х | 0 | 0 | 0 | 0 | 0 | 00h | 0, data (14), 0 |
| Load Data For Program Memory | Х | 0 | 0 | 0 | 1 | 0 | 02h | 0, data (14), 0 |
| Read Data From Program Memory | Х | 0 | 0 | 1 | 0 | 0 | 04h | 0, data (14), 0 |
| Increment Address | Х | 0 | 0 | 1 | 1 | 0 | 06h | _ |
| Reset Address | Х | 1 | 0 | 1 | 1 | 0 | 16h | _ |
| Begin Internally Timed Programming | Х | 0 | 1 | 0 | 0 | 0 | 08h | _ |
| Begin Externally Timed Programming | Х | 1 | 1 | 0 | 0 | 0 | 18h | _ |
| End Externally Timed Programming | Х | 0 | 1 | 0 | 1 | 0 | 0Ah | _ |
| Bulk Erase Program Memory | Х | 0 | 1 | 0 | 0 | 1 | 09h | Internally Timed |
| Row Erase Program Memory | Х | 1 | 0 | 0 | 0 | 1 | 11h | Internally Timed |

4.3.1 LOAD CONFIGURATION


The Load Configuration command is used to access the configuration memory (User ID Locations, Configuration Words, Calibration Words). The Load Configuration command sets the address to 8000h and loads the data latches with one word of data (see Figure 4-1).

After issuing the Load Configuration command, use the Increment Address command until the proper address to be programmed is reached. The address is then programmed by issuing either the Begin Internally Timed Programming or Begin Externally Timed Programming command.

Note: Externally timed writes are not supported for Configuration and Calibration bits. Any externally timed write to the Configuration or Calibration Word will have no effect on the targeted word.

The only way to get back to the program memory (address 0) is to exit Program/Verify mode or issue the Reset Address command after the configuration memory has been accessed by the Load Configuration command.


FIGURE 4-1: LOAD CONFIGURATION



4.3.4 INCREMENT ADDRESS

The address is incremented when this command is received. It is not possible to decrement the address. To reset this counter, the user must use the Reset Address command or exit Program/Verify mode and reenter it. If the address is incremented from address 7FFFh, it will wrap-around to location 0000h. If the address is incremented from FFFFh, it will wrap-around to location 8000h.


FIGURE 4-4: INCREMENT ADDRESS



4.3.5 RESET ADDRESS

The Reset Address command will reset the address to 0000h, regardless of the current value. The address is used in program memory or the configuration memory.

FIGURE 4-5: RESET ADDRESS




4.3.8 END EXTERNALLY TIMED PROGRAMMING

This command is required after a Begin Externally Timed Programming command is given. This command must be sent within the time window specified by TPEXT after the Begin Externally Timed Programming command is sent.

After sending the End Externally Timed Programming command, an additional delay (TDIS) is required before sending the next command. This delay is longer than the delay ordinarily required between other commands (see Figure 4-8).

FIGURE 4-8: END EXTERNALLY TIMED PROGRAMMING



4.3.9 BULK ERASE PROGRAM MEMORY

The Bulk Erase Program Memory command performs two different functions dependent on the current state of the address.

Address 0000h-7FFFh:

Program Memory is erased Configuration Words are erased


Address 8000h-8008h:

Program Memory is erased Configuration Words are erased User ID Locations are erased

A Bulk Erase Program Memory command should not be issued when the address is greater than 8008h.

After receiving the Bulk Erase Program Memory command the erase will not complete until the time interval, TERAB, has expired.

FIGURE 4-9: BULK ERASE PROGRAM MEMORY



4.3.10 **ROW ERASE PROGRAM MEMORY**


The Row Erase Program Memory command will erase an individual row. Refer to Table 4-2 for row sizes of specific devices and the PC bits used to address them. If the program memory is code-protected the Row Erase Program Memory command will be ignored. When the address is 8000h-8008h the Row Erase Program Memory command will only erase the user ID locations regardless of the setting of the CP Configuration bit.

After receiving the Row Erase Program Memory command the erase will not complete until the time interval, TERAR, has expired.

TABLE 4-2: PROGRAMMING ROW SIZE AND LATCHES

| Devices | PC | Row Size | Number of Latches |
|--------------------|--------|----------|-------------------|
| PIC16(L)F151X/152X | <15:5> | 32 | 32 |





5.0 PROGRAMMING ALGORITHMS

The devices use internal latches to temporarily store the 14-bit words used for programming. Refer to Table 4-2 for specific latch information. The data latches allow the user to write the program words with a single Begin Externally Timed Programming or Begin Internally Timed Programming command. The Load Program Data or the Load Configuration command is used to load a single data latch. The data latch will hold the data until the Begin Externally Timed Programming or Begin Internally Timed Programming command is given.

The data latches are aligned with the LSbs of the address. The PC's address at the time the Begin Externally Timed Programming or Begin Internally Timed Programming command is given will determine which location(s) in memory are written. Writes cannot cross the physical boundary. For example, with the PIC16F1527, attempting to write from address 0002h-0009h will result in data being written to 0008h-000Fh.

If more than the maximum number of data latches are written without a Begin Externally Timed Programming or Begin Internally Timed Programming command, the data in the data latches will be overwritten. The following figures show the recommended flowcharts for programming.






FIGURE 5-3: **ONE-WORD PROGRAM CYCLE**





7.3.2 PROGRAM CODE PROTECTION ENABLED

With the program code protection enabled, the checksum is computed in the following manner: The Least Significant nibble of each user ID is used to create a 16-bit value. The masked value of user ID location 8000h is the Most Significant nibble. This sum of user IDs is summed with the Configuration Words (all unimplemented Configuration bits are masked to '0').

EXAMPLE 7-3: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION ENABLED PIC16F1527, BLANK DEVICE

| PIC16F1527 | Configuration Word | 1 ⁽²⁾ 3F7Fh |
|------------|--------------------------------|---|
| | Configuration Word | 1 mask ⁽³⁾ 3EFFh |
| | Configuration Word | <u>2</u> (2) 3FFFh |
| | Configuration Word 2 | 2 mask ⁽³⁾ 3E13h |
| | User ID (8000h) ⁽¹⁾ | 0006h |
| | User ID (8001h) ⁽¹⁾ | 0007h |
| | User ID (8002h) ⁽¹⁾ | 0001h |
| | User ID (8003h) ⁽¹⁾ | 0002h |
| | Sum of User IDs ⁽⁴⁾ | = (0006h and 000Fh) << 12 + (0007h and 000Fh) << 8 + |
| | | (0001h and 000Fh) << 4 + (0002h and 000Fh) |
| | | = 6000h + 0700h + 0010h + 0002h |
| | | = 6712h |
| | Checksum | = (3F7Fh and 3EFFh) + (3FFFh and 3E13h) + Sum of User IDs |
| | | = 3E7Fh +3713h + 6712h |
| | | = DCA4h |
| | | |

- Note 1: User ID values in this example are random values.
 - 2: Configuration Word 1 and 2 = all bits are '1' except the code-protect enable bit.
 - **3:** Configuration Word 1 and 2 Mask = all Configuration Word bits are set to '1', except for unimplemented bits which read '0'.
 - 4: << = shift left, thus the LSb of the first user ID value is the MSb of the sum of user IDs and so on, until the LSb of the last user ID value becomes the LSb of the sum of user IDs.

EXAMPLE 7-4: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION ENABLED PIC16LF1527, 00AAh AT FIRST AND LAST ADDRESS

| r | | | | | | |
|--|---|----------------------------|----------------------------------|--|--|--|
| PIC16LF1527 | Configuration Word | 1 ⁽²⁾ | 3F7Fh | | | |
| | Configuration Word | 1 mask ⁽³⁾ | 3EFFh | | | |
| | Configuration Word | 2 ⁽²⁾ | 3FFFh | | | |
| | Configuration Word | 2 mask ^{(3), (5)} | 3E03h | | | |
| | User ID (8000h) ⁽¹⁾ | | 000Eh | | | |
| | User ID (8001h) ⁽¹⁾ | | 0008h | | | |
| | User ID (8002h) ⁽¹⁾ | | 0005h | | | |
| | User ID (8003h) ⁽¹⁾ | | 0008h | | | |
| | Sum of User IDs ⁽⁴⁾ = $(000Eh \text{ and } 000Fh) << 12 +$ | | 2 + (0008h and 000Fh) << 8 + | | | |
| | | (0005h and 000Fh) << 4 | + (0008h and 000Fh) | | | |
| | = E000h + 0800h + 0050h + 0008h | | | | | |
| | | = E858h | | | | |
| | Checksum | = (3F7Fh and 3EFFh) + (3F | FFh and 3E03h) + Sum of User IDs | | | |
| | | = 3E7Fh +3E03h + E858h | | | | |
| | | = 64DAh | | | | |
| Note 1: User ID values in this example are random values | | | | | | |

- User ID values in this example are random values.
 - 2: Configuration Word 1 and 2 = all bits are '1' except the code-protect enable bit.
 - 3: Configuration Word 1 and 2 Mask = all Configuration Word bits are set to '1', except for unimplemented bits which read '0'.
 - 4: << = shift left, thus the LSb of the first user ID value is the MSb of the sum of user IDs and so on, until the LSb of the last user ID value becomes the LSb of the sum of user IDs.
 - 5: On the PIC16LF1527 device, the VCAPEN bit is not implemented in Configuration Word 2; thus, all unimplemented bits are '0'.

8.0 ELECTRICAL SPECIFICATIONS

Refer to device specific data sheet for absolute maximum ratings.

TABLE 8-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

| AC/DC C | HARACTERISTICS | | Standard (Production | | Conditions 25°C | 3 | |
|------------|---|-------------------------------|--------------------------|-------------------------------|--------------------|--|---------------------|
| Sym. | Characteristics | | Min. | Тур. | Max. | Units | Conditions/Comments |
| | | Supply Volt | ages and C | urrents | | | |
| VDD | Supply Voltage | PIC16F151X PIC16F152X | 2.3 | - | 5.5 | V | |
| | (VDDMIN, VDDMAX) | PIC16LF151X PIC16LF152X | 1.8 | _ | 3.6 | V | |
| VPEW | Read/Write and Row Erase operations | | VDDMIN | | VDDMAX | V | |
| VPBE | Bulk Erase operations | 2.7 | _ | VDDMAX | V | | |
| Iddi | Current on VDD, Idle | _ | _ | 1.0 | mA | | |
| IDDP | Current on VDD, Programming | | _ | _ | 3.0 | mA | |
| | VPP | | | | | | |
| IPP | Current on MCLR/VPP | | _ | _ | 600 | μА | |
| VIHH | High voltage on MCLR/VPP for Program/Verify mode entry | | 8.0 | _ | 9.0 | V | |
| TVHHR | MCLR rise time (VIL to VIHH) for Program/Verify mode entry | | _ | _ | 1.0 | μS | |
| | I/O pins | | | | | | |
| VIH | (ICSPCLK, ICSPDAT, MCLR/VPP level | 0.8 VDD | _ | _ | V | | |
| VIL | (ICSPCLK, ICSPDAT, MCLR/VPP | _ | _ | 0.2 VDD | V | | |
| Vон | ICSPDAT output high level | VDD-0.7 VDD-0.7 VDD-0.7 | _ | _ | V | IOH = 3.5 mA, VDD = 5V IOH = 3 mA, VDD = 3.3V IOH = 2 mA, VDD = 1.8V | |
| Vol | ICSPDAT output low level | _ | _ | Vss+0.6 Vss+0.6 Vss+0.6 | V | IOH = 8 mA, VDD = 5V IOH = 6 mA, VDD = 3.3V IOH = 3 mA, VDD = 1.8V | |
| | | Programming | Mode Entry | and Exi | t | I | L |
| TENTS | Programing mode entry setup time: ICSPCLK, ICSPDAT setup time before VDD or MCLR↑ | | 100 | _ | _ | ns | |
| TENTH | Programing mode entry hold time ICSPDAT hold time after VDD or N | //CLR↑ | 250 | | _ | μS | |
| | | Serial F | Program/Vei | rify | | | |
| TCKL | Clock Low Pulse Width | | 100 | _ | _ | ns | |
| ТСКН | Clock High Pulse Width | | 100 | _ | | ns | |
| TDS TDH | Data in setup time before clock↓ Data in hold time after clock↓ | | 100 100 | | | ns | |
| I DH | Clock↑ to data out valid (during a | | | | | ns | |
| Tco | Read Data command) | | 0 | _ | 80 | ns | |
| TLZD | Clock to data low-impedance (de Read Data command) | _ | 0 | _ | 80 | ns | |
| THZD | Clock↓ to data high-impedance (o Read Data command) | - | 0 | _ | 80 | ns | |
| TDLY | Data input not driven to next clock input (delay required between command/data or command/ command) | | 1.0 | _ | _ | μS | |
| TERAB | Bulk Erase cycle time | | _ | | 5 | ms | |
| TERAR | Row Erase cycle time | | _ | _ | 2.5 | ms | |

Note 1: Externally timed writes are not supported for Configuration and Calibration bits.

TABLE 8-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY

| ACANC CHADACTEDISTICS | | Standard Operating Conditions Production tested at 25°C | | | | |
|-----------------------|--|---|------|----------|----------|------------------------------------|
| Sym. | Characteristics | Min. | Тур. | Max. | Units | Conditions/Comments |
| TPINT | Internally timed programming operation time | | | 2.5 5 | ms ms | Program memory Configuration Words |
| TPEXT | Externally timed programming pulse | 1.0 | _ | 2.1 | ms | Note 1 |
| TDIS | Time delay from program to compare (HV discharge time) | 300 | _ | _ | μS | |
| TEXIT | Time delay when exiting Program/Verify mode | 1 | _ | _ | μS | |

Note 1: Externally timed writes are not supported for Configuration and Calibration bits.

8.1 AC Timing Diagrams

FIGURE 8-1: PROGRAMMING MODE ENTRY – VDD FIRST




FIGURE 8-2: PROGRAMMING MODE ENTRY – VPP FIRST




FIGURE 8-3: PROGRAMMING MODE EXIT – VPP LAST




FIGURE 8-4: PROGRAMMING MODE EXIT – VDD LAST




FIGURE 8-8: LVP ENTRY (POWERED)





FIGURE 8-9: LVP ENTRY (POWERING UP)



APPENDIX A: REVISION HISTORY

Revision A (08/2010)

Original release of this document.

Revision B (09/2011)

Added PIC16(L)F1512/1513 devices; Added new Figures 3-1 and 3-2; Updated Registers 3-1, 3-2 and 3-3 to new format; Updated Register 3-3 to add 2 kW and 4 kW Flash memory; Added Notes to Examples 7-1 to 7-4; Updated Table 8-1; Other minor corrections.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-61341-635-8

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2009

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.