

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

2 014110	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1517t-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.2 Pin Utilization

Five pins are needed for ICSP[™] programming. The pins are listed in Table 1-1 and Table 1-2.

Dia Maraa	During Programming					
Pin Name	Function	Pin Type	Pin Description			
RB6	ICSPCLK	l	Clock Input – Schmitt Trigger Input			
RB7	ICSPDAT	I/O	Data Input/Output – Schmitt Trigger Input			
RG5/MCLR/VPP	Program/Verify mode	P ⁽¹⁾	Program Mode Select/Programming Power Supply			
Vdd	Vdd	Р	Power Supply			
Vss	Vss	Р	Ground			

TABLE 1-1: PIN DESCRIPTIONS DURING PROGRAMMING – PIC16(L)F1526 AND PIC16(L)F1527

Legend: I = Input, O = Output, P = Power

Note 1: The programming high voltage is internally generated. To activate the Program/Verify mode, high voltage needs to be applied to MCLR input. Since the MCLR is used for a level source, MCLR does not draw any significant current.

TABLE 1-2:PIN DESCRIPTIONS DURING PROGRAMMING – PIC16(L)F1512, PIC16(L)F1513,
PIC16(L)F1516, PIC16(L)F1517, PIC16(L)F1518 and PIC16(L)F1519

Pin Name	During Programming					
Pin Name	Function	Pin Type	Pin Description			
RB6	ICSPCLK	I	Clock Input – Schmitt Trigger Input			
RB7	ICSPDAT	I/O	Data Input/Output – Schmitt Trigger Input			
RE3/MCLR/VPP	Program/Verify mode	P ⁽¹⁾	Program Mode Select/Programming Power Supply			
Vdd	Vdd	Р	Power Supply			
Vss	Vss	Р	Ground			

Legend: I = Input, O = Output, P = Power

Note 1: The programming high voltage is internally generated. To activate the Program/Verify mode, high voltage needs to be applied to MCLR input. Since the MCLR is used for a level source, MCLR does not draw any significant current.


2.0 DEVICE PINOUTS

The pin diagrams for the PIC16(L)F151X/152X family are shown in Figure 2-1 through Figure 2-7. The pins that are required for programming are listed in Table 1-1 and shown in bold lettering in the pin diagrams.

FIGURE 2-1: 28-PIN SPDIP, SOIC, SSOP DIAGRAM FOR PIC16(L)F1512, PIC16(L)F1513, PIC16(L)F1516 AND PIC16(L)F1518

SPDIP, SOIC, SSOP		
	\bigcirc	28 _ ← ► RB7/ICSPDAT
RA0 🛶 🗖 🛛		
RA1 🛶 🗖 🕄	}	26 - → RB5
RA2 🛶 🗖	ļ	25 _ ←► RB4
RA3 🛶 🔤		24 → RB3
RA4 🛶	512 513 516 518 518	23 → RB2
RA5 🔸 🗌 7	ĔĔĔĔ	22 - → RB1
Vss →		, 21 _ ← → RB0
RA7 🔫 🗕	ូ ភូភូភូភូ	
RA6		19 −−− V ss
RC0 -	1	18 - RC7
RC1 -	2	17 ← ► RC6
RC2 → 1	3	16 → RC5
RC3 ◄ ► []1	4	15 - - - - - - - - - -

FIGURE 2-2: 28-PIN UQFN DIAGRAM FOR PIC16(L)F1512, PIC16(L)F1513, PIC16(L)F1516 AND PIC16(L)F1518



REGISTER 3-2: CONFIGURATION WORD 1

		R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	U-1	
		FCMEN	IESO	CLKOUTEN	BORE	EN<1:0>	_	
		bit 13			•		bit 8	
R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	
CP	MCLRE	PWRTE	WD ⁻	ΓE<1:0>		FOSC<2:0>		
bit 7							bit	
Legend:								
R = Readable bit		P = Programmat	DIE DIT		nted bit, read as '			
0' = Bit is cleared	1	'1' = Bit is set		-n = value whe	n blank or after E	SUIK Erase		
bit 13	1 = Fail-Safe Clo	afe Clock Monitor E ock Monitor is enal ock Monitor is disa	bled					
bit 12	1 = Internal/Exte	external Switchover ernal Switchover m ernal Switchover m	ode is enabled					
bit 11	1 = CLKOUT fu	ock Out Enable bit unction is disabled unction is enabled	I/O or oscillato	r function on CLKO	UT pin.			
bit 10-9	11 = BOR enabl 10 = BOR enabl	ed during operatio olled by SBOREN	n and disabled i	•				
bit 8	Unimplemente	Unimplemented: Read as '1'						
bit 7		ction bit ⁽²⁾ mory code protect mory code protect						
bit 6	$\frac{\text{If LVP bit} = 1}{\text{This bit is ig}}$ $\frac{\text{If LVP bit} = 0}{1 = \text{MCLR}}$	VPP pin function is	MCLR; Weak pul	I-up enabled. R internally disabled	t Weak pull-up un	ider control of WPL	A register	
bit 5		-up Timer Enable b abled			,			
bit 4-3	WDTE<1:0>: Wa 11 = WDT enab 10 = WDT enab	atchdog Timer Ena bled bled while running rolled by the SWD	and disabled in					
bit 2-0	FOSC<2:0>: Os 111 = ECH: Ex 110 = ECM: Ex 101 = ECL: Ex 100 = INTOSC 011 = EXTRC 010 = HS oscil 001 = XT oscil	cillator Selection b kternal Clock, High xternal Clock, Med (ternal Clock, Low- c oscillator: I/O fund oscillator: RC fund	-Power mode: c ium-Power mode Power mode: or ction on OSC1 p tion on OSC1 p crystal/resonato nator on OSC2 p	e: on CLKIN pin n CLKIN pin bin in r on OSC2 pin and bin and OSC1 pin	OSC1 pin			
	-		-	le Power-up Timer. de protection is turr	ned off.			

4.0 PROGRAM/VERIFY MODE

In Program/Verify mode, the program memory and the configuration memory can be accessed and programmed in serial fashion. ICSPDAT and ICSPCLK are used for the data and the clock, respectively. All commands and data words are transmitted LSb first. Data changes on the rising edge of the ICSPCLK and latched on the falling edge. In Program/Verify mode both the ICSPDAT and ICSPCLK are Schmitt Trigger inputs. The sequence that enters the device into Program/Verify mode places all other logic into the Reset state. Upon entering Program/Verify mode, all I/Os are automatically configured as high-impedance inputs and the address is cleared.

4.1 High-Voltage Program/Verify Mode Entry and Exit

There are two different methods of entering Program/ Verify mode via high-voltage:

- VPP First entry mode
- VDD First entry mode

4.1.1 VPP – FIRST ENTRY MODE

To enter Program/Verify mode via the VPP-first method the following sequence must be followed:

- 1. Hold ICSPCLK and ICSPDAT low. All other pins should be unpowered.
- 2. Raise the voltage on MCLR from 0V to VIHH.
- 3. Raise the voltage on VDD FROM 0V to the desired operating voltage.

The VPP-first entry prevents the device from executing code prior to entering Program/Verify mode. For example, when Configuration Word 1 has MCLR disabled (MCLRE = 0), the power-up time is disabled ($\overline{PWRTE} = 0$), the internal oscillator is selected ($\overline{FOSC} = 100$), and ICSPCLK and ICSPDAT pins are driven by the user application, the device will execute code. Since this may prevent entry, VPP-first entry mode is strongly recommended. See the timing diagram in Figure 8-2.

4.1.2 VDD – FIRST ENTRY MODE

To enter Program/Verify mode via the VDD-first method the following sequence must be followed:

- 1. Hold ICSPCLK and ICSPDAT low.
- 2. Raise the voltage on VDD from 0V to the desired operating voltage.
- 3. Raise the voltage on MCLR from VDD or below to VIHH.

The VDD-first method is useful when programming the device when VDD is already applied, for it is not necessary to disconnect VDD to enter Program/Verify mode. See the timing diagram in Figure 8-1.

4.1.3 PROGRAM/VERIFY MODE EXIT

To exit Program/Verify mode take MCLR to VDD or lower (VIL). See Figures 8-3 and 8-4.

4.2 Low-Voltage Programming (LVP) Mode

The Low-Voltage Programming mode allows the PIC16(L)F151X/152X devices to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Word 2 register is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'. This can only be done while in the High-Voltage Entry mode.

Entry into the Low-Voltage ICSP Program/Verify modes requires the following steps:

- 1. $\overline{\text{MCLR}}$ is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

The key sequence is a specific 32-bit pattern, '0100 1101 0100 0011 0100 1000 0101 0000' (more easily remembered as MCHP in ASCII). The device will enter Program/Verify mode only if the sequence is valid. The Least Significant bit of the Least Significant nibble must be shifted in first.

Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at VIL for as long as Program/Verify mode is to be maintained.

For low-voltage programming timing, see Figure 8-8 and Figure 8-9.

Exiting <u>Program/Verify</u> mode is done by no longer driving MCLR to VIL. See Figure 8-8 and Figure 8-9.

Note: To enter LVP mode, the LSB of the Least Significant nibble must be shifted in first. This differs from entering the key sequence on other parts.

4.3 **Program/Verify Commands**

The PIC16(L)F151X/152X 10 implements programming commands; each six bits in length. The commands are summarized in Table 4-1.

Commands that have data associated with them are specified to have a minimum delay of TDLY between the command and the data. After this delay 16 clocks are required to either clock in or clock out the 14-bit data word. The first clock is for the Start bit and the last clock is for the Stop bit.

TABLE 4-1: COMMAND MAPPING

Command		Mapping						Data/Note	
		Binary (MSb … LSb)					Hex		
Load Configuration	Х	0	0	0	0	0	00h	0, data (14), 0	
Load Data For Program Memory	Х	0	0	0	1	0	02h	0, data (14), 0	
Read Data From Program Memory	Х	0	0	1	0	0	04h	0, data (14), 0	
Increment Address	Х	0	0	1	1	0	06h	—	
Reset Address	Х	1	0	1	1	0	16h	—	
Begin Internally Timed Programming	х	0	1	0	0	0	08h	—	
Begin Externally Timed Programming	Х	1	1	0	0	0	18h	—	
End Externally Timed Programming	Х	0	1	0	1	0	0Ah	—	
Bulk Erase Program Memory	Х	0	1	0	0	1	09h	Internally Timed	
Row Erase Program Memory	х	1	0	0	0	1	11h	Internally Timed	

4.3.1 LOAD CONFIGURATION

The Load Configuration command is used to access the configuration memory (User ID Locations, Configuration Words, Calibration Words). The Load Configuration command sets the address to 8000h and loads the data latches with one word of data (see Figure 4-1).

After issuing the Load Configuration command, use the Increment Address command until the proper address to be programmed is reached. The address is then programmed by issuing either the Begin Internally Timed Programming or Begin Externally Timed Programming command.

Note: Externally timed writes are not supported for Configuration and Calibration bits. Any externally timed write to the Configuration or Calibration Word will have no effect on the targeted word.

The only way to get back to the program memory (address 0) is to exit Program/Verify mode or issue the Reset Address command after the configuration memory has been accessed by the Load Configuration command.





FIGURE 4-1: LOAD CONFIGURATION

4.3.2 LOAD DATA FOR PROGRAM MEMORY

The Load Data for Program Memory command is used to load one 14-bit word into the data latches. The word programs into program memory after the Begin Internally Timed Programming or Begin Externally Timed Programming command is issued (see Figure 4-2).


FIGURE 4-2: LOAD DATA FOR PROGRAM MEMORY



4.3.3 READ DATA FROM PROGRAM MEMORY

The Read Data from Program Memory command will transmit data bits out of the program memory map currently accessed, starting with the second rising edge of the clock input. The ICSPDAT pin will go into Output mode on the first falling clock edge, and it will revert to Input mode (high-impedance) after the 16th falling edge of the clock. If the program memory is code-protected (\overline{CP}) , the data will be read as zeros (see Figure 4-3).






4.3.4 INCREMENT ADDRESS


The address is incremented when this command is received. It is not possible to decrement the address. To reset this counter, the user must use the Reset Address command or exit Program/Verify mode and reenter it. If the address is incremented from address 7FFFh, it will wrap-around to location 0000h. If the address is incremented from FFFFh, it will wrap-around to location 8000h.

FIGURE 4-4: INCREMENT ADDRESS



4.3.5 RESET ADDRESS

The Reset Address command will reset the address to 0000h, regardless of the current value. The address is used in program memory or the configuration memory.




4.3.6 BEGIN INTERNALLY TIMED PROGRAMMING

A Load Configuration or Load Data for Program Memory command must be given before every Begin Programming command. Programming of the addressed memory will begin after this command is received. An internal timing mechanism executes the write. The user must allow for the program cycle time, TPINT, for the programming to complete.

The End Externally Timed Programming command is not needed when the Begin Internally Timed Programming is used to start the programming.

The program memory address that is being programmed is not erased prior to being programmed.






4.3.7 BEGIN EXTERNALLY TIMED PROGRAMMING

A Load Configuration or Load Data for Program Memory command must be given before every Begin Programming command. Programming of the addressed memory will begin after this command is received. To complete the programming the End Externally Timed Programming command must be sent in the specified time window defined by TPEXT (see Figure 4-7).

Externally timed writes are not supported for Configuration and Calibration bits. Any externally timed write to the Configuration or Calibration Word will have no effect on the targeted word.

FIGURE 4-7: BEGIN EXTERNALLY TIMED PROGRAMMING



4.3.10 ROW ERASE PROGRAM MEMORY


The Row Erase Program Memory command will erase an individual row. Refer to Table 4-2 for row sizes of specific devices and the PC bits used to address them. If the program memory is code-protected the Row Erase Program Memory command will be ignored. When the address is 8000h-8008h the Row Erase Program Memory command will only erase the user ID locations regardless of the setting of the CP Configuration bit.

After receiving the Row Erase Program Memory command the erase will not complete until the time interval, TERAR, has expired.

TABLE 4-2:PROGRAMMING ROW SIZE AND LATCHES

Devices	PC	Row Size	Number of Latches
PIC16(L)F151X/152X	<15:5>	32	32

FIGURE 4-10: ROW ERASE PROGRAM MEMORY




5.0 PROGRAMMING ALGORITHMS


The devices use internal latches to temporarily store the 14-bit words used for programming. Refer to Table 4-2 for specific latch information. The data latches allow the user to write the program words with a single Begin Externally Timed Programming or Begin Internally Timed Programming command. The Load Program Data or the Load Configuration command is used to load a single data latch. The data latch will hold the data until the Begin Externally Timed Programming or Begin Internally Timed Programming or Begin Internally Timed Programming command is given.


The data latches are aligned with the LSbs of the address. The PC's address at the time the Begin Externally Timed Programming or Begin Internally Timed Programming command is given will determine which location(s) in memory are written. Writes cannot cross the physical boundary. For example, with the PIC16F1527, attempting to write from address 0002h-0009h will result in data being written to 0008h-000Fh.

If more than the maximum number of data latches are written without a Begin Externally Timed Programming or Begin Internally Timed Programming command, the data in the data latches will be overwritten. The following figures show the recommended flowcharts for programming.











CONFIGURATION MEMORY PROGRAM FLOWCHART



Advance Information



7.3.2 PROGRAM CODE PROTECTION ENABLED

With the program code protection enabled, the checksum is computed in the following manner: The Least Significant nibble of each user ID is used to create a 16-bit value. The masked value of user ID location 8000h is the Most Significant nibble. This sum of user IDs is summed with the Configuration Words (all unimplemented Configuration bits are masked to '0').

EXAMPLE 7-3: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION ENABLED PIC16F1527, BLANK DEVICE

PIC16F1	527 Configuration Word	(2) 3F7Fh				
	Configuration Word	mask ⁽³⁾ 3EFFh				
	Configuration Word 2	(2) 3FFFh				
	Configuration Word 2	mask ⁽³⁾ 3E13h				
	User ID (8000h) ⁽¹⁾	0006h				
	User ID (8001h) ⁽¹⁾	0007h				
	User ID (8002h) ⁽¹⁾	0001h				
	User ID (8003h) ⁽¹⁾	0002h				
	Sum of User IDs ⁽⁴⁾ = (0006h and 000Fh) << 12 + (0007h and 000Fh) << 8 +					
		(0001h and 000Fh) << 4 + (0002h and 000Fh)				
		= 6000h + 0700h + 0010h + 0002h				
	= 6712h					
	Checksum	= (3F7Fh and 3EFFh) + (3FFFh and 3E13h) + Sum of User IDs				
		= 3E7Fh +3713h + 6712h				
		= DCA4h				
Note 1:	User ID values in this exar	ple are random values.				
2:	Configuration Word 1 and 2 = all bits are '1' except the code-protect enable bit.					
3:	Configuration Word 1 and bits which read '0'.	Mask = all Configuration Word bits are set to '1', except for unimplemented				
4:	<< = shift left, thus the LSb of the first user ID value is the MSb of the sum of user IDs and so on, until					

 <= shift left, thus the LSb of the first user ID value is the MSb of the sum of user IDs and so on, unti the LSb of the last user ID value becomes the LSb of the sum of user IDs.

EXAMPLE 7-4: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION ENABLED PIC16LF1527, 00AAh AT FIRST AND LAST ADDRESS

	· · · · ·					
PIC16LF	1527 Configuration Word 1 ⁽²⁾	3F7Fh				
	Configuration Word 1 mask ⁽³⁾	3EFFh				
	Configuration Word 2 ⁽²⁾	3FFFh				
	Configuration Word 2 mask ^{(3), (5)}) 3E03h				
	User ID (8000h) ⁽¹⁾	000Eh				
	User ID (8001h) ⁽¹⁾	0008h				
	User ID (8002h) ⁽¹⁾	0005h				
	User ID (8003h) ⁽¹⁾	0008h				
	Sum of User IDs ⁽⁴⁾ = (000Eh a	and 000Fh) << 12 + (0008h and 000Fh) << 8 +				
	(0005h a	and 000Fh) << 4 + (0008h and 000Fh)				
	= E000h +	0800h + 0050h + 0008h				
= E858h						
	nd 3EFFh) + (3FFFh and 3E03h) + Sum of User IDs					
	= 3E7Fh +3	3E03h + E858h				
	= 64DAh					
Note 1:	User ID values in this example are randor	m values				
2:	Configuration Word 1 and $2 = \text{all bits are '1' except the code-protect enable bit.}$					
3:	•					
4:	 << = shift left, thus the LSb of the first user ID value is the MSb of the sum of user IDs and so on, unt the LSb of the last user ID value becomes the LSb of the sum of user IDs. 					
5:	On the PIC16LF1527 device, the \overline{VCAPE} unimplemented bits are '0'.	\overline{N} bit is not implemented in Configuration Word 2; thus, all				

TABLE 8-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY

AC/DC CHARACTERISTICS		Standard Operating Conditions Production tested at 25°C				
Sym.	Characteristics	Min.	Тур.	Max.	Units	Conditions/Comments
TPINT	Internally timed programming operation time			2.5 5	ms ms	Program memory Configuration Words
TPEXT	Externally timed programming pulse	1.0	—	2.1	ms	Note 1
TDIS	Time delay from program to compare (HV discharge time)	300	—	—	μs	
TEXIT	Time delay when exiting Program/Verify mode	1	—		μS	

Note 1: Externally timed writes are not supported for Configuration and Calibration bits.

8.1 AC Timing Diagrams






FIGURE 8-2:

PROGRAMMING MODE ENTRY – VPP FIRST




FIGURE 8-3:

PROGRAMMING MODE EXIT – VPP LAST





FIGURE 8-4:

PROGRAMMING MODE EXIT – VDD LAST



APPENDIX A: REVISION HISTORY

Revision A (08/2010)

Original release of this document.

Revision B (09/2011)

Added PIC16(L)F1512/1513 devices; Added new Figures 3-1 and 3-2; Updated Registers 3-1, 3-2 and 3-3 to new format; Updated Register 3-3 to add 2 kW and 4 kW Flash memory; Added Notes to Examples 7-1 to 7-4; Updated Table 8-1; Other minor corrections.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2009

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-61341-635-8

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.