

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1519-e-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


2.0 DEVICE PINOUTS


The pin diagrams for the PIC16(L)F151X/152X family are shown in Figure 2-1 through Figure 2-7. The pins that are required for programming are listed in Table 1-1 and shown in bold lettering in the pin diagrams.

FIGURE 2-1: 28-PIN SPDIP, SOIC, SSOP DIAGRAM FOR PIC16(L)F1512, PIC16(L)F1513, PIC16(L)F1516 AND PIC16(L)F1518

SPDIP, SOIC, SSOP		
	\bigcirc	28 _ ← ► RB7/ICSPDAT
RA0 🛶 🗖 🛛		
RA1 🛶 🗖 🕄	}	26 - → RB5
RA2 🛶	ļ	25 _ ←► RB4
RA3 🛶 🔤		24 → RB3
RA4 🛶	512 513 516 518 518	23 → RB2
RA5 🔸 🗌 7	ĔĔĔĔ	22 - → RB1
Vss →		, 21 _ ← → RB0
RA7 🔫 🗕	ូ ភូភូភូភូ	
RA6		19 −−− V ss
RC0 -	1	18 - RC7
RC1 -	2	17 ← ► RC6
RC2 → 1	3	16 → RC5
RC3 ◄ ► []1	4	15 - - - - - - - - - -

FIGURE 2-3:	40-PIN PDIP DIAGRAM F	OR PIC1	6(L)F1517 AND PIC16(L)F1519
PDIP			
	Vpp/MCLR/RE3 1	\bigcirc	40 RB7/ICSPDAT/ICDDAT
	RA0 🔶 2		
	RA1 🗕 🗕 🗌 3		38 → RB5
	RA2 🛶 🗖 4		37 → RB4
	RA3 🛶 🗖 5		36 → RB3
	RA4 🖛 🛏 6		35 🗌 🗲 → RB2
	RA5 🔶 7		34 → RB1
	RE0 🗕 🗕 8	<u>⊳</u> 6	33 - → RB0
	RE1 🛶 🕨 🗍 9	151	32 - VDD
	RE2 - 10	PIC16(L)F1517 PIC16(L)F1519	31
	V DD —— 11	:16(:16(30 - → RD7
	Vss —► 12		29 🗌 🖛 🕨 RD6
	RA7 🛶 🗖 13		28 🗌 🔸 RD5
	RA6 💶 14		27 🗌 🖛 → RD4
	RC0 🔶 🚺 15		26 - → RC7
	RC1 🗕 🗕 16		25 🗌 🛶 RC6
	RC2 🗕 ► 🗌 17		24 🗌 🛶 RC5
	RC3 🗕 ► 🗌 18		23 🗌 💶 🕨 RC4
	RD0 🗕 ► 🗌 19		22 - → RD3
	RD1 ← ► 20		21 RD2









FIGURE 2-7: 64-PIN TQFP DIAGRAM FOR PIC16(L)F1526 AND PIC16(L)F1527







FIGURE 3-4: PIC16(L)F1527, PIC16(L)F1518 AND PIC16(L)F1519 PROGRAM MEMORY MAPPING



	DEVICE ID VALUES				
DEVICE	DEV	REV			
PIC16F1527	0001 0101 101	x xxxx			
PIC16F1526	0001 0101 100	x xxxx			
PIC16LF1527	0001 0101 111	x xxxx			
PIC16LF1526	0001 0101 110	x xxxx			
PIC16F1519	0001 0110 111	x xxxx			
PIC16F1518	0001 0110 110	x xxxx			
PIC16F1517	0001 0110 101	x xxxx			
PIC16F1516	0001 0110 100	x xxxx			
PIC16F1513	0001 0110 010	x xxxx			
PIC16F1512	0001 0111 000	x xxxx			
PIC16LF1519	0001 0111 111	x xxxx			
PIC16LF1518	0001 0111 110	x xxxx			
PIC16LF1517	0001 0111 101	x xxxx			
PIC16LF1516	0001 0111 100	x xxxx			
PIC16LF1513	0001 0111 010	X XXXX			
PIC16LF1512	0001 0111 001	X XXXX			

TABLE 3-1: DEVICE ID VALUES

3.3 Configuration Words

There are two Configuration Words, Configuration Word 1 (8007h) and Configuration Word 2 (8008h). The individual bits within these Configuration Words are used to enable or disable device functions such as the Brown-out Reset, code protection and Power-up Timer.

3.4 Calibration Words

The internal calibration values are factory calibrated and stored in Calibration Words 1 and 2 (8009h, 800Ah).

The Calibration Words do not participate in erase operations. The device can be erased without affecting the Calibration Words.

REGISTER 3-2: CONFIGURATION WORD 1

		R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	U-1
		FCMEN	IESO	CLKOUTEN	BORE	EN<1:0>	_
		bit 13			•		bit 8
R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
CP	MCLRE	PWRTE	WD ⁻	ΓE<1:0>		FOSC<2:0>	
bit 7							bit
Legend:							
R = Readable bit		P = Programmat	DIE DIT		nted bit, read as '		
0' = Bit is cleared	1	'1' = Bit is set		-n = value whe	n blank or after E	SUIK Erase	
bit 13	1 = Fail-Safe Clo	afe Clock Monitor E ock Monitor is enal ock Monitor is disa	bled				
bit 12	1 = Internal/Exte	external Switchover ernal Switchover m ernal Switchover m	ode is enabled				
bit 11	1 = CLKOUT fu	ock Out Enable bit unction is disabled unction is enabled	I/O or oscillato	r function on CLKO	UT pin.		
bit 10-9	11 = BOR enabl 10 = BOR enabl	ed during operatio olled by SBOREN	n and disabled i	•			
bit 8	Unimplemente	ed: Read as '1'					
bit 7	CP: Code Protection bit ⁽²⁾ 1 = Program memory code protection is disabled 0 = Program memory code protection is enabled						
bit 6	$\frac{\text{If LVP bit} = 1}{\text{This bit is ig}}$ $\frac{\text{If LVP bit} = 0}{1 = \text{MCLR}}$	VPP pin function is	MCLR; Weak pul	I-up enabled. R internally disabled	t Weak pull-up un	ider control of WPL	A register
bit 5	PWRTE: Power- 1 = PWRT disa	-up Timer Enable b abled			,		
bit 4-3	 0 = PWRT enabled WDTE<1:0>: Watchdog Timer Enable bit 11 = WDT enabled 10 = WDT enabled while running and disabled in Sleep 01 = WDT controlled by the SWDTEN bit in the WDTCON register 00 = WDT disabled 						
bit 2-0	FOSC<2:0>: Os 111 = ECH: Ex 110 = ECM: Ex 101 = ECL: Ex 100 = INTOSC 011 = EXTRC 010 = HS oscil 001 = XT oscil	cillator Selection b kternal Clock, High xternal Clock, Med tternal Clock, Low- c oscillator: I/O fund oscillator: RC fund	-Power mode: c ium-Power mode Power mode: or ction on OSC1 p tion on OSC1 p crystal/resonato nator on OSC2 p	e: on CLKIN pin n CLKIN pin bin in r on OSC2 pin and bin and OSC1 pin	OSC1 pin		
	-		•	le Power-up Timer. de protection is turr	ned off.		

4.0 PROGRAM/VERIFY MODE

In Program/Verify mode, the program memory and the configuration memory can be accessed and programmed in serial fashion. ICSPDAT and ICSPCLK are used for the data and the clock, respectively. All commands and data words are transmitted LSb first. Data changes on the rising edge of the ICSPCLK and latched on the falling edge. In Program/Verify mode both the ICSPDAT and ICSPCLK are Schmitt Trigger inputs. The sequence that enters the device into Program/Verify mode places all other logic into the Reset state. Upon entering Program/Verify mode, all I/Os are automatically configured as high-impedance inputs and the address is cleared.

4.1 High-Voltage Program/Verify Mode Entry and Exit

There are two different methods of entering Program/ Verify mode via high-voltage:

- VPP First entry mode
- VDD First entry mode

4.1.1 VPP – FIRST ENTRY MODE

To enter Program/Verify mode via the VPP-first method the following sequence must be followed:

- 1. Hold ICSPCLK and ICSPDAT low. All other pins should be unpowered.
- 2. Raise the voltage on MCLR from 0V to VIHH.
- 3. Raise the voltage on VDD FROM 0V to the desired operating voltage.

The VPP-first entry prevents the device from executing code prior to entering Program/Verify mode. For example, when Configuration Word 1 has MCLR disabled (MCLRE = 0), the power-up time is disabled ($\overline{PWRTE} = 0$), the internal oscillator is selected ($\overline{FOSC} = 100$), and ICSPCLK and ICSPDAT pins are driven by the user application, the device will execute code. Since this may prevent entry, VPP-first entry mode is strongly recommended. See the timing diagram in Figure 8-2.

4.1.2 VDD – FIRST ENTRY MODE

To enter Program/Verify mode via the VDD-first method the following sequence must be followed:

- 1. Hold ICSPCLK and ICSPDAT low.
- 2. Raise the voltage on VDD from 0V to the desired operating voltage.
- 3. Raise the voltage on MCLR from VDD or below to VIHH.

The VDD-first method is useful when programming the device when VDD is already applied, for it is not necessary to disconnect VDD to enter Program/Verify mode. See the timing diagram in Figure 8-1.

4.1.3 PROGRAM/VERIFY MODE EXIT

To exit Program/Verify mode take MCLR to VDD or lower (VIL). See Figures 8-3 and 8-4.

4.2 Low-Voltage Programming (LVP) Mode

The Low-Voltage Programming mode allows the PIC16(L)F151X/152X devices to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Word 2 register is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'. This can only be done while in the High-Voltage Entry mode.

Entry into the Low-Voltage ICSP Program/Verify modes requires the following steps:

- 1. $\overline{\text{MCLR}}$ is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

The key sequence is a specific 32-bit pattern, '0100 1101 0100 0011 0100 1000 0101 0000' (more easily remembered as MCHP in ASCII). The device will enter Program/Verify mode only if the sequence is valid. The Least Significant bit of the Least Significant nibble must be shifted in first.

Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at VIL for as long as Program/Verify mode is to be maintained.

For low-voltage programming timing, see Figure 8-8 and Figure 8-9.

Exiting <u>Program/Verify</u> mode is done by no longer driving MCLR to VIL. See Figure 8-8 and Figure 8-9.

Note: To enter LVP mode, the LSB of the Least Significant nibble must be shifted in first. This differs from entering the key sequence on other parts.

4.3.10 ROW ERASE PROGRAM MEMORY


The Row Erase Program Memory command will erase an individual row. Refer to Table 4-2 for row sizes of specific devices and the PC bits used to address them. If the program memory is code-protected the Row Erase Program Memory command will be ignored. When the address is 8000h-8008h the Row Erase Program Memory command will only erase the user ID locations regardless of the setting of the CP Configuration bit.

After receiving the Row Erase Program Memory command the erase will not complete until the time interval, TERAR, has expired.

TABLE 4-2:PROGRAMMING ROW SIZE AND LATCHES

Devices	PC	Row Size	Number of Latches
PIC16(L)F151X/152X	<15:5>	32	32

FIGURE 4-10: ROW ERASE PROGRAM MEMORY





5.0 PROGRAMMING ALGORITHMS

The devices use internal latches to temporarily store the 14-bit words used for programming. Refer to Table 4-2 for specific latch information. The data latches allow the user to write the program words with a single Begin Externally Timed Programming or Begin Internally Timed Programming command. The Load Program Data or the Load Configuration command is used to load a single data latch. The data latch will hold the data until the Begin Externally Timed Programming or Begin Internally Timed Programming or Begin Internally Timed Programming command is given.


The data latches are aligned with the LSbs of the address. The PC's address at the time the Begin Externally Timed Programming or Begin Internally Timed Programming command is given will determine which location(s) in memory are written. Writes cannot cross the physical boundary. For example, with the PIC16F1527, attempting to write from address 0002h-0009h will result in data being written to 0008h-000Fh.


If more than the maximum number of data latches are written without a Begin Externally Timed Programming or Begin Internally Timed Programming command, the data in the data latches will be overwritten. The following figures show the recommended flowcharts for programming.






ONE-WORD PROGRAM CYCLE








CONFIGURATION MEMORY PROGRAM FLOWCHART



Advance Information



unimplemented bits are '0'.

EXAMPLE 7-1: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION DISABLED PIC16F1527, BLANK DEVICE

PIC16F15	527 Sum of Memory add	resses 0000h-3FFFh ⁽¹⁾	C000h
	Configuration Word	1 ⁽²⁾	3FFFh
	Configuration Word	1 mask ⁽³⁾	3EFFh
	Configuration Word	2 ⁽²⁾	3FFFh
	Configuration Word	2 mask ⁽³⁾	3E13h
	Checksum	= C000h + (3FFFh and 3EFF	h) + (3FFFh and 3E13h)
		= C000h + 3EFFh + 3E13h	
		= 3D12h	
Note 1:	ote 1: Sum of memory addresses = (Total number of program memory address locations) x (3FFFh) = C000l truncated to 16 bits.		

- 2: Configuration Word 1 and 2 = all bits are '1'; thus, code-protect is disabled.
- 3: Configuration Word 1 and 2 Mask = all bits are set to '1', except for unimplemented bits that are '0'.

EXAMPLE 7-2: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION DISABLED PIC16LF1527, 00AAh AT FIRST AND LAST ADDRESS

PIC16LF1	527 Sum of Memory ad	ldresses 0000h-3FFFh ⁽¹⁾	4156h	
	Configuration Word	1 1 ⁽²⁾	3FFFh	
	Configuration Word	1 mask ⁽³⁾	3EFFh	
	Configuration Word	1 2 ⁽²⁾	3FFFh	
	Configuration Word	l 2 mask ⁽⁴⁾	3E03h	
	Checksum	= 4156h + (3FFFh and 3EFF	h) + (3FFFh and 3E03h)	
		= 4156h + 3EFFh + 3E03h		
		= BE58h		
Note 1:	0	al number of Program memory address locations: 3FFFh + 1 = 4000h. Then, 4000h - 2 = 3FFEh. us, [(3FFEh x 3FFFh) + (2 x 00AAh)] = 4156h, truncated to 16 bits.		
2:	Configuration Word 1 an	nfiguration Word 1 and 2 = all bits are '1'; thus, code-protect is disabled.		
3:	Configuration Word 1 Ma that are '0'.	onfiguration Word 1 Mask = all Configuration Word bits are set to '1', except for unimplemented bits at are '0'.		
4:	On the PIC16LF1527 de	vice, the VCAPEN bit is not imple	emented in Configuration Word 2; Thus, all	

EXAMPLE 7-4: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION ENABLED PIC16LF1527, 00AAh AT FIRST AND LAST ADDRESS

	· · · · ·			
PIC16LF	1527 Configuration Word 1 ⁽²⁾	3F7Fh		
Configuration Word 1 mask		3EFFh		
	Configuration Word 2 ⁽²⁾	3FFFh		
	Configuration Word 2 mask ^{(3), (5)}) 3E03h		
	User ID (8000h) ⁽¹⁾	000Eh		
	User ID (8001h) ⁽¹⁾	0008h		
	User ID (8002h) ⁽¹⁾	0005h		
	User ID (8003h) ⁽¹⁾	0008h		
	Sum of User IDs ⁽⁴⁾ = (000Eh a	and 000Fh) << 12 + (0008h and 000Fh) << 8 +		
	(0005h a	and 000Fh) << 4 + (0008h and 000Fh)		
	= E000h +	0800h + 0050h + 0008h		
	= E858h			
	Checksum = (3F7Fh a	= (3F7Fh and 3EFFh) + (3FFFh and 3E03h) + Sum of User IDs		
	= 3E7Fh +3	3E03h + E858h		
	= 64DAh			
Note 1:	User ID values in this example are randor	m values		
2:	Configuration Word 1 and 2 = all bits are '1' except the code-protect enable bit.			
3:	Configuration Word 1 and 2 Mask = all Configuration Word bits are set to '1', except for unimplemented bits which read '0'.			
4:	<< = shift left, thus the LSb of the first user ID value is the MSb of the sum of user IDs and so on, until the LSb of the last user ID value becomes the LSb of the sum of user IDs.			
5:	On the PIC16LF1527 device, the \overline{VCAPE} unimplemented bits are '0'.	the PIC16LF1527 device, the VCAPEN bit is not implemented in Configuration Word 2; thus, all		

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2009

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-61341-635-8

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.