



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1519-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 2-2: 28-PIN UQFN DIAGRAM FOR PIC16(L)F1512, PIC16(L)F1513, PIC16(L)F1516 AND PIC16(L)F1518








FIGURE 2-3: 40-PIN PDIP DIAGRAM FOR PIC16(L)F1517 AND PIC16(L)F1519 **PDIP** 














#### 3.0 MEMORY MAP

The memory for the PIC16(L)F151X/152X devices is broken into two sections: program memory and configuration memory. Only the size of the program memory changes between devices, the configuration memory remains the same.

FIGURE 3-1: PIC16(L)F1512 PROGRAM MEMORY MAPPING




TABLE 3-1: DEVICE ID VALUES

DE///OF	DEVICE ID VALUES						
DEVICE	DEV	REV					
PIC16F1527	0001 0101 101	x xxxx					
PIC16F1526	0001 0101 100	x xxxx					
PIC16LF1527	0001 0101 111	x xxxx					
PIC16LF1526	0001 0101 110	x xxxx					
PIC16F1519	0001 0110 111	x xxxx					
PIC16F1518	0001 0110 110	x xxxx					
PIC16F1517	0001 0110 101	x xxxx					
PIC16F1516	0001 0110 100	x xxxx					
PIC16F1513	0001 0110 010	x xxxx					
PIC16F1512	0001 0111 000	x xxxx					
PIC16LF1519	0001 0111 111	x xxxx					
PIC16LF1518	0001 0111 110	x xxxx					
PIC16LF1517	0001 0111 101	x xxxx					
PIC16LF1516	0001 0111 100	x xxxx					
PIC16LF1513	0001 0111 010	x xxxx					
PIC16LF1512	0001 0111 001	x xxxx					

## 3.3 Configuration Words

There are two Configuration Words, Configuration Word 1 (8007h) and Configuration Word 2 (8008h). The individual bits within these Configuration Words are used to enable or disable device functions such as the Brown-out Reset, code protection and Power-up Timer.

## 3.4 Calibration Words

The internal calibration values are factory calibrated and stored in Calibration Words 1 and 2 (8009h, 800Ah).

The Calibration Words do not participate in erase operations. The device can be erased without affecting the Calibration Words.

#### **REGISTER 3-2: CONFIGURATION WORD 1**

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	U-1	
FCMEN	IESO	CLKOUTEN	BOREN<1:0>		_	
bit 13					bit	t 8

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
CP	MCLRE	PWRTE	WDTE<1:0>				
bit 7							bit 0

Legend:

R = Readable bit P = Programmable bit U = Unimplemented bit, read as '1

'0' = Bit is cleared '1' = Bit is set -n = Value when blank or after Bulk Erase

bit 13 FCMEN: Fail-Safe Clock Monitor Enable bit

1 = Fail-Safe Clock Monitor is enabled

0 = Fail-Safe Clock Monitor is disabled

bit 12 IESO: Internal External Switchover bit

1 = Internal/External Switchover mode is enabled 0 = Internal/External Switchover mode is disabled

bit 11 CLKOUTEN: Clock Out Enable bit

1 = CLKOUT function is disabled. I/O or oscillator function on CLKOUT pin.

0 = CLKOUT function is enabled on CLKOUT pin

bit 10-9 **BOREN<1:0>:** Brown-out Reset Enable bits<sup>(1)</sup>

11 = BOR enabled

10 = BOR enabled during operation and disabled in Sleep

01 = BOR controlled by SBOREN bit of the PCON register

00 = BOR disabled

bit 8 Unimplemented: Read as '1'

bit 7 **CP**: Code Protection bit<sup>(2)</sup>

1 = Program memory code protection is disabled

0 = Program memory code protection is enabled

bit 6 MCLRE: MCLR/VPP Pin Function Select bit

If LVP bit = 1:

This bit is ignored.

If LVP bit = 0:

1 =  $\overline{MCLR}/VPP$  pin function is  $\overline{MCLR}$ ; Weak pull-up enabled.

0 = MCLR/VPP pin function is digital input; MCLR internally disabled; Weak pull-up under control of WPUA register.

bit 5 **PWRTE**: Power-up Timer Enable bit<sup>(1)</sup>

1 = PWRT disabled

0 = PWRT enabled

bit 4-3 WDTE<1:0>: Watchdog Timer Enable bit

11 = WDT enabled

10 = WDT enabled while running and disabled in Sleep

01 = WDT controlled by the SWDTEN bit in the WDTCON register

00 = WDT disabled

bit 2-0 FOSC<2:0>: Oscillator Selection bits

111 = ECH: External Clock, High-Power mode: on CLKIN pin

110 = ECM: External Clock, Medium-Power mode: on CLKIN pin

101 = ECL: External Clock, Low-Power mode: on CLKIN pin

100 = INTOSC oscillator: I/O function on OSC1 pin

011 = EXTRC oscillator: RC function on OSC1 pin

010 = HS oscillator: High-speed crystal/resonator on OSC2 pin and OSC1 pin

001 = XT oscillator: Crystal/resonator on OSC2 pin and OSC1 pin

000 = LP oscillator: Low-power crystal on OSC2 pin and OSC1 pin

Note 1: Enabling Brown-out Reset does not automatically enable Power-up Timer.

2: The entire program memory will be erased when the code protection is turned off.

#### **REGISTER 3-3: CONFIGURATION WORD 2**

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	U-1
LVP	DEBUG	LPBOR	BORV	STVREN	_
bit 13					bit 8

U-1	U-1	U-1	R/P-1	U-1	U-1	R/P-1	R/P-1
_	_	_	VCAPEN <sup>(2)</sup>	_	_	WRT<	:1:0>
bit 7							bit 0

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '1
'0' = Bit is cleared	'1' = Bit is set	-n = Value when blank or after Bulk Erase

bit 13 LVP: Low-Voltage Programming Enable bit<sup>(1)</sup>

1 = Low-voltage programming enabled

0 = HV on  $\overline{MCLR}/VPP$  must be used for programming

bit 12 **DEBUG:** In-Circuit Debugger Mode bit

 ${\tt 1}$  = In-Circuit Debugger disabled, ICSPCLK and ICSPDAT are general purpose I/O pins

0 = In-Circuit Debugger enabled, ICSPCLK and ICSPDAT are dedicated to the debugger

bit 11 LPBOR: Low-Power BOR

1 = Low-Power BOR is disabled

0 = Low-Power BOR is enabled

bit 10 BORV: Brown-out Reset Voltage Selection bit

1 = Brown-out Reset voltage (VBOR), low trip point selected

0 = Brown-out Reset voltage (VBOR), high trip point selected

bit 9 STVREN: Stack Overflow/Underflow Reset Enable bit

1 = Stack Overflow or Underflow will cause a Reset

0 = Stack Overflow or Underflow will not cause a Reset

bit 8-5 **Unimplemented:** Read as '1'

bit 4

VCAPEN: Voltage Regulator Capacitor Enable bits<sup>(1)</sup>

0 = VCAP functionality is enabled on VCAP pin

1 = All VCAP pin functions are disabled

bit 3-2 Unimplemented: Read as '1'

bit 1-0 WRT<1:0>: Flash Memory Self-Write Protection bits

2 kW Flash memory (PIC16(L)F1512):

11 = Write protection off

10 = 000h to 1FFh write-protected, 200h to 7FFh may be modified by PMCON control

01 = 000h to FFFh write-protected, 400h to 7FFh may be modified by PMCON control

00 = 000h to 7FFh write-protected, no addresses may be modified by PMCON control

4 kW Flash memory (PIC16(L)F1513):

11 = Write protection off

10 = 000h to 1FFh write-protected, 200h to FFFh may be modified by PMCON control

01 = 000h to 7FFh write-protected, 800h to FFFh may be modified by PMCON control

00 = 000h to FFFh write-protected, no addresses may be modified by PMCON control

8 kW Flash memory (PIC16F/LF1516/1517/1526):

11 = Write protection off

10 = 000h to 1FFh write-protected, 200h to 1FFFh may be modified by PMCON control

01 = 000h to FFFh write-protected, 1000h to 1FFFh may be modified by PMCON control

00 = 000h to 1FFFh write-protected, no addresses may be modified by PMCON control

16 kW Flash memory (PIC16F/LF1518/1519/1527):

11 = Write protection off

10 = 000h to 1FFh write-protected, 200h to 3FFFh may be modified by PMCON control

01 = 000h to 1FFFh write-protected, 2000h to 3FFFh may be modified by PMCON control

00 = 000h to 3FFFh write-protected, no addresses may be modified by PMCON control

Note 1: The LVP bit cannot be programmed to '0' when Programming mode is entered via LVP.

Applies to PIC16F151X/152X devices only. On PIC16LF151X/152X, the VCAPEN bit is unimplemented.

## 4.0 PROGRAM/VERIFY MODE

In Program/Verify mode, the program memory and the configuration memory can be accessed and programmed in serial fashion. ICSPDAT and ICSPCLK are used for the data and the clock, respectively. All commands and data words are transmitted LSb first. Data changes on the rising edge of the ICSPCLK and latched on the falling edge. In Program/Verify mode both the ICSPDAT and ICSPCLK are Schmitt Trigger inputs. The sequence that enters the device into Program/Verify mode places all other logic into the Reset state. Upon entering Program/Verify mode, all I/Os are automatically configured as high-impedance inputs and the address is cleared.

# 4.1 High-Voltage Program/Verify Mode Entry and Exit

There are two different methods of entering Program/ Verify mode via high-voltage:

- VPP First entry mode
- VDD First entry mode

### 4.1.1 VPP – FIRST ENTRY MODE

To enter Program/Verify mode via the VPP-first method the following sequence must be followed:

- 1. Hold ICSPCLK and ICSPDAT low. All other pins should be unpowered.
- 2. Raise the voltage on MCLR from 0V to VIHH.
- 3. Raise the voltage on VDD FROM 0V to the desired operating voltage.

The VPP-first entry prevents the device from executing code prior to entering Program/Verify mode. For example, when Configuration Word 1 has MCLR disabled (MCLRE = 0), the power-up time is disabled (PWRTE = 0), the internal oscillator is selected (Fosc = 100), and ICSPCLK and ICSPDAT pins are driven by the user application, the device will execute code. Since this may prevent entry, VPP-first entry mode is strongly recommended. See the timing diagram in Figure 8-2.

#### 4.1.2 VDD – FIRST ENTRY MODE

To enter Program/Verify mode via the VDD-first method the following sequence must be followed:

- Hold ICSPCLK and ICSPDAT low.
- Raise the voltage on VDD from 0V to the desired operating voltage.
- Raise the voltage on MCLR from VDD or below to VIHH.

The VDD-first method is useful when programming the device when VDD is already applied, for it is not necessary to disconnect VDD to enter Program/Verify mode. See the timing diagram in Figure 8-1.

#### 4.1.3 PROGRAM/VERIFY MODE EXIT

To exit Program/Verify mode take MCLR to VDD or lower (VIL). See Figures 8-3 and 8-4.

# 4.2 Low-Voltage Programming (LVP) Mode

The Low-Voltage Programming mode allows the PIC16(L)F151X/152X devices to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Word 2 register is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'. This can only be done while in the High-Voltage Entry mode.

Entry into the Low-Voltage ICSP Program/Verify modes requires the following steps:

- 1. MCLR is brought to VIL.
- A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

The key sequence is a specific 32-bit pattern, '0100 1101 0100 0011 0100 1000 0101 0000' (more easily remembered as MCHP in ASCII). The device will enter Program/Verify mode only if the sequence is valid. The Least Significant bit of the Least Significant nibble must be shifted in first.

Once the key sequence is complete,  $\overline{MCLR}$  must be held at VIL for as long as Program/Verify mode is to be maintained.

For low-voltage programming timing, see Figure 8-8 and Figure 8-9.

Exiting Program/Verify mode is done by no longer driving MCLR to VIL. See Figure 8-8 and Figure 8-9.

**Note:** To enter LVP mode, the LSB of the Least Significant nibble must be shifted in first. This differs from entering the key sequence on other parts.

## 4.3 Program/Verify Commands

The PIC16(L)F151X/152X implements 10 programming commands; each six bits in length. The commands are summarized in Table 4-1.

Commands that have data associated with them are specified to have a minimum delay of TDLY between the command and the data. After this delay 16 clocks are required to either clock in or clock out the 14-bit data word. The first clock is for the Start bit and the last clock is for the Stop bit.

TABLE 4-1: COMMAND MAPPING

Command				Маррі	Data/Note			
		Binary (MSb LSb)						
Load Configuration	Х	0	0	0	0	0	00h	0, data (14), 0
Load Data For Program Memory	Х	0	0	0	1	0	02h	0, data (14), 0
Read Data From Program Memory	Х	0	0	1	0	0	04h	0, data (14), 0
Increment Address	Х	0	0	1	1	0	06h	_
Reset Address	Х	1	0	1	1	0	16h	_
Begin Internally Timed Programming	Х	0	1	0	0	0	08h	_
Begin Externally Timed Programming	Х	1	1	0	0	0	18h	_
End Externally Timed Programming	Х	0	1	0	1	0	0Ah	_
Bulk Erase Program Memory	Х	0	1	0	0	1	09h	Internally Timed
Row Erase Program Memory	Х	1	0	0	0	1	11h	Internally Timed

#### 4.3.1 LOAD CONFIGURATION


The Load Configuration command is used to access the configuration memory (User ID Locations, Configuration Words, Calibration Words). The Load Configuration command sets the address to 8000h and loads the data latches with one word of data (see Figure 4-1).


After issuing the Load Configuration command, use the Increment Address command until the proper address to be programmed is reached. The address is then programmed by issuing either the Begin Internally Timed Programming or Begin Externally Timed Programming command.

Note: Externally timed writes are not supported for Configuration and Calibration bits. Any externally timed write to the Configuration or Calibration Word will have no effect on the targeted word.


The only way to get back to the program memory (address 0) is to exit Program/Verify mode or issue the Reset Address command after the configuration memory has been accessed by the Load Configuration command.

FIGURE 4-1: LOAD CONFIGURATION





## FIGURE 5-6: ERASE FLOWCHART



## 7.3 Checksum Computation

The checksum is calculated by two different methods dependent on the setting of the  $\overline{\text{CP}}$  Configuration bit.

TABLE 7-1: CONFIGURATION WORD MASK VALUES

Device	Config. Word 1 Mask	Config. Word 2 Mask
	IVIdSK	IVIdSK
PIC16F1512	3EFFh	3E13h
PIC16F1513	3EFFh	3E13h
PIC16F1516	3EFFh	3E13h
PIC16F1517	3EFFh	3E13h
PIC16F1518	3EFFh	3E13h
PIC16F1519	3EFFh	3E13h
PIC16LF1512	3EFFh	3E03h
PIC16LF1513	3EFFh	3E03h
PIC16LF1516	3EFFh	3E03h
PIC16LF1517	3EFFh	3E03h
PIC16LF1518	3EFFh	3E03h
PIC16LF1519	3EFFh	3E03h
PIC16F1526	3EFFh	3E13h
PIC16F1527	3EFFh	3E13h
PIC16LF1526	3EFFh	3E03h
PIC16LF1527	3EFFh	3E03h

# 7.3.1 PROGRAM CODE PROTECTION DISABLED

With the program code protection disabled, the checksum is computed by reading the contents of the PIC16(L)F151X/152X program memory locations and adding up the program memory data starting at address 0000h, up to the maximum user addressable location. Any Carry bit exceeding 16 bits are ignored. Additionally, the relevant bits of the Configuration Words are added to the checksum. All unimplemented Configuration bits are masked to '0'.

# EXAMPLE 7-1: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION DISABLED PIC16F1527, BLANK DEVICE

PIC16F1527 Sum of Memory addresses 0000h-3FFFh<sup>(1)</sup> C000h
Configuration Word 1<sup>(2)</sup> 3FFFh
Configuration Word 1 mask<sup>(3)</sup> 3EFFh
Configuration Word 2<sup>(2)</sup> 3FFFh
Configuration Word 2 mask<sup>(3)</sup> 3E13h

Checksum = C000h + (3FFFh and 3EFFh) + (3FFFh and 3E13h)

= C000h + 3EFFh + 3E13h

= 3D12h

**Note 1:** Sum of memory addresses = (Total number of program memory address locations) x (3FFFh) = C000h, truncated to 16 bits.

2: Configuration Word 1 and 2 = all bits are '1'; thus, code-protect is disabled.

3: Configuration Word 1 and 2 Mask = all bits are set to '1', except for unimplemented bits that are '0'.

# EXAMPLE 7-2: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION DISABLED PIC16LF1527, 00AAh AT FIRST AND LAST ADDRESS

PIC16LF1527 Sum of Memory addresses 0000h-3FFFh<sup>(1)</sup>

Configuration Word 1<sup>(2)</sup>

Configuration Word 1 mask<sup>(3)</sup>

Configuration Word 2<sup>(2)</sup>

Configuration Word 2 mask<sup>(4)</sup>

3E93h

Checksum = 4156h + (3FFFh and 3EFFh) + (3FFFh and 3E03h)

= 4156h + 3EFFh + 3E03h

= BE58h

**Note 1:** Total number of Program memory address locations: 3FFFh + 1 = 4000h. Then, 4000h - 2 = 3FFEh. Thus, [(3FFEh x 3FFFh) + (2 x 00AAh)] = 4156h, truncated to 16 bits.

- 2: Configuration Word 1 and 2 = all bits are '1'; thus, code-protect is disabled.
- **3:** Configuration Word 1 Mask = all Configuration Word bits are set to '1', except for unimplemented bits that are '0'.
- **4:** On the PIC16LF1527 device, the VCAPEN bit is not implemented in Configuration Word 2; Thus, all unimplemented bits are '0'.

# 7.3.2 PROGRAM CODE PROTECTION ENABLED

With the program code protection enabled, the checksum is computed in the following manner: The Least Significant nibble of each user ID is used to create a 16-bit value. The masked value of user ID location 8000h is the Most Significant nibble. This sum of user IDs is summed with the Configuration Words (all unimplemented Configuration bits are masked to '0').

EXAMPLE 7-3: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION ENABLED PIC16F1527, BLANK DEVICE

PIC16F1527	Configuration Word	1 <sup>(2)</sup> 3F7Fh
	Configuration Word	1 mask <sup>(3)</sup> 3EFFh
	Configuration Word	2 <sup>(2)</sup> 3FFFh
	Configuration Word 2	2 mask <sup>(3)</sup> 3E13h
	User ID (8000h) <sup>(1)</sup>	0006h
	User ID (8001h) <sup>(1)</sup>	0007h
	User ID (8002h) <sup>(1)</sup>	0001h
	User ID (8003h) <sup>(1)</sup>	0002h
	Sum of User IDs(4)	= (0006h and 000Fh) << 12 + (0007h and 000Fh) << 8 +
		(0001h and 000Fh) << 4 + (0002h and 000Fh)
		= 6000h + 0700h + 0010h + 0002h
		= 6712h
	Checksum	= (3F7Fh and 3EFFh) + (3FFFh and 3E13h) + Sum of User IDs
		= 3E7Fh +3713h + 6712h
		= DCA4h

- Note 1: User ID values in this example are random values.
  - 2: Configuration Word 1 and 2 = all bits are '1' except the code-protect enable bit.
  - **3:** Configuration Word 1 and 2 Mask = all Configuration Word bits are set to '1', except for unimplemented bits which read '0'.
  - 4: << = shift left, thus the LSb of the first user ID value is the MSb of the sum of user IDs and so on, until the LSb of the last user ID value becomes the LSb of the sum of user IDs.

#### **EXAMPLE 7-4:** CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION ENABLED PIC16LF1527, 00AAh AT FIRST AND LAST ADDRESS

PIC16LF1527	Configuration Word	1 <sup>(2)</sup>	3F7Fh
	Configuration Word	1 mask <sup>(3)</sup>	3EFFh
	Configuration Word	2 <sup>(2)</sup>	3FFFh
	Configuration Word	2 mask <sup>(3), (5)</sup>	3E03h
	User ID (8000h) <sup>(1)</sup>		000Eh
	User ID (8001h) <sup>(1)</sup>		0008h
	User ID (8002h) <sup>(1)</sup>		0005h
	User ID (8003h) <sup>(1)</sup>		0008h
	Sum of User IDs(4)	= (000Eh and 000Fh) << 12	+ (0008h and 000Fh) << 8 +
		(0005h and 000Fh) << 4 +	· (0008h and 000Fh)
		= E000h + 0800h + 0050h +	0008h
		= E858h	
	Checksum	= (3F7Fh and 3EFFh) + (3FF	Fh and 3E03h) + Sum of User IDs
		= 3E7Fh +3E03h + E858h	
		= 64DAh	
Note 1: User	ID values in this exam	ole are random values.	

- User ID values in this example are random values.
  - 2: Configuration Word 1 and 2 = all bits are '1' except the code-protect enable bit.
  - 3: Configuration Word 1 and 2 Mask = all Configuration Word bits are set to '1', except for unimplemented bits which read '0'.
  - 4: << = shift left, thus the LSb of the first user ID value is the MSb of the sum of user IDs and so on, until the LSb of the last user ID value becomes the LSb of the sum of user IDs.
  - 5: On the PIC16LF1527 device, the VCAPEN bit is not implemented in Configuration Word 2; thus, all unimplemented bits are '0'.

## 8.0 ELECTRICAL SPECIFICATIONS

Refer to device specific data sheet for absolute maximum ratings.

TABLE 8-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

AC/DC C	HARACTERISTICS		Standard ( Production		Conditions 25°C	1	
Sym.	Characteristics	Min.	Тур.	Max.	Units	Conditions/Comments	
		Supply Volt	ages and C	urrents			
VDD	Supply Voltage	PIC16F151X PIC16F152X	2.3	-	5.5	٧	
	(VDDMIN, VDDMAX)	PIC16LF151X PIC16LF152X	1.8	_	3.6	V	
VPEW	Read/Write and Row Erase opera	tions	VDDMIN		VDDMAX	V	
VPBE	Bulk Erase operations		2.7	_	VDDMAX	V	
Iddi	Current on VDD, Idle		_	_	1.0	mA	
IDDP	Current on VDD, Programming		_	_	3.0	mA	
	VPP						
IPP	Current on MCLR/VPP		_	_	600	μА	
VIHH	High voltage on MCLR/VPP for Program/Verify mode entry		8.0	_	9.0	V	
TVHHR	MCLR rise time (VIL to VIHH) for Program/Verify mode entry	_	_	1.0	μS		
	I/O pins						
VIH	(ICSPCLK, ICSPDAT, MCLR/VPP level	0.8 VDD	_	_	V		
VIL	(ICSPCLK, ICSPDAT, MCLR/VPP	_	_	0.2 VDD	V		
Vон	ICSPDAT output high level	VDD-0.7 VDD-0.7 VDD-0.7	_	_	V	IOH = 3.5 mA, VDD = 5V IOH = 3 mA, VDD = 3.3V IOH = 2 mA, VDD = 1.8V	
Vol	ICSPDAT output low level			_	Vss+0.6 Vss+0.6 Vss+0.6	V	IOH = 8 mA, VDD = 5V IOH = 6 mA, VDD = 3.3V IOH = 3 mA, VDD = 1.8V
		Programming	Mode Entry	and Exi	t		L
TENTS	Programing mode entry setup tim ICSPDAT setup time before VDD		100	_	_	ns	
TENTH	Programing mode entry hold time ICSPDAT hold time after VDD or N	//CLR↑	250		_	μS	
		Serial F	Program/Vei	rify			
TCKL	Clock Low Pulse Width		100	_	<u> </u>	ns	
ТСКН	Clock High Pulse Width		100	_	<del>  -</del>	ns	
TDS TDH	Data in setup time before clock↓  Data in hold time after clock↓		100 100		<del>  -</del>	ns	
I DH	Clock↑ to data out valid (during a				<del>                                     </del>	ns	
Tco	Read Data command)	uring a	0	_	80	ns	
TLZD	Clock↓ to data low-impedance (during a Read Data command)		0	_	80	ns	
THZD	Clock↓ to data high-impedance (o Read Data command)	-	0	_	80	ns	
TDLY	Data input not driven to next clock required between command/data command)		1.0	_		μS	
TERAB	Bulk Erase cycle time		_		5	ms	
TERAR	Row Erase cycle time		_	_	2.5	ms	

Note 1: Externally timed writes are not supported for Configuration and Calibration bits.

FIGURE 8-5: CLOCK AND DATA TIMING




FIGURE 8-6: WRITE COMMAND-PAYLOAD TIMING





FIGURE 8-7: READ COMMAND-PAYLOAD TIMING



## **APPENDIX A: REVISION HISTORY**

## Revision A (08/2010)

Original release of this document.

## Revision B (09/2011)

Added PIC16(L)F1512/1513 devices; Added new Figures 3-1 and 3-2; Updated Registers 3-1, 3-2 and 3-3 to new format; Updated Register 3-3 to add 2 kW and 4 kW Flash memory; Added Notes to Examples 7-1 to 7-4; Updated Table 8-1; Other minor corrections.

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-61341-635-8

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2009

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.