



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                             |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                      |
| Core Processor             | ARM® Cortex®-M4                                                                                                                                             |
| Core Size                  | 32-Bit Single-Core                                                                                                                                          |
| Speed                      | 100MHz                                                                                                                                                      |
| Connectivity               | CANbus, EBI/EMI, I <sup>2</sup> C, IrDA, SD, SPI, UART/USART                                                                                                |
| Peripherals                | DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT                                                                                                                   |
| Number of I/O              | 104                                                                                                                                                         |
| Program Memory Size        | 256KB (256K x 8)                                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                                       |
| EEPROM Size                | 4K x 8                                                                                                                                                      |
| RAM Size                   | 64K x 8                                                                                                                                                     |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V                                                                                                                                                |
| Data Converters            | A/D 46x16b; D/A 2x12b                                                                                                                                       |
| Oscillator Type            | Internal                                                                                                                                                    |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                          |
| Mounting Type              | Surface Mount                                                                                                                                               |
| Package / Case             | 144-LQFP                                                                                                                                                    |
| Supplier Device Package    | 144-LQFP (20x20)                                                                                                                                            |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mk10dx256vlq10">https://www.e-xfl.com/product-detail/nxp-semiconductors/mk10dx256vlq10</a> |



### 3.6 Relationship between ratings and operating requirements



### 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

### 3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

## 5.2.2 LVD and POR operating requirements

**Table 2. V<sub>DD</sub> supply LVD and POR operating requirements**

| Symbol             | Description                                                 | Min. | Typ. | Max. | Unit | Notes |
|--------------------|-------------------------------------------------------------|------|------|------|------|-------|
| V <sub>POR</sub>   | Falling VDD POR detect voltage                              | 0.8  | 1.1  | 1.5  | V    |       |
| V <sub>LVDH</sub>  | Falling low-voltage detect threshold — high range (LVDV=01) | 2.48 | 2.56 | 2.64 | V    |       |
| V <sub>LVW1H</sub> | Low-voltage warning thresholds — high range                 |      |      |      |      | 1     |
| V <sub>LVW2H</sub> | • Level 1 falling (LVWV=00)                                 | 2.62 | 2.70 | 2.78 | V    |       |
| V <sub>LVW3H</sub> | • Level 2 falling (LVWV=01)                                 | 2.72 | 2.80 | 2.88 | V    |       |
| V <sub>LVW4H</sub> | • Level 3 falling (LVWV=10)                                 | 2.82 | 2.90 | 2.98 | V    |       |
| V <sub>LVW4H</sub> | • Level 4 falling (LVWV=11)                                 | 2.92 | 3.00 | 3.08 | V    |       |
| V <sub>HYSH</sub>  | Low-voltage inhibit reset/recover hysteresis — high range   | —    | ±80  | —    | mV   |       |
| V <sub>LVDL</sub>  | Falling low-voltage detect threshold — low range (LVDV=00)  | 1.54 | 1.60 | 1.66 | V    |       |
| V <sub>LVW1L</sub> | Low-voltage warning thresholds — low range                  |      |      |      |      | 1     |
| V <sub>LVW2L</sub> | • Level 1 falling (LVWV=00)                                 | 1.74 | 1.80 | 1.86 | V    |       |
| V <sub>LVW3L</sub> | • Level 2 falling (LVWV=01)                                 | 1.84 | 1.90 | 1.96 | V    |       |
| V <sub>LVW4L</sub> | • Level 3 falling (LVWV=10)                                 | 1.94 | 2.00 | 2.06 | V    |       |
| V <sub>LVW4L</sub> | • Level 4 falling (LVWV=11)                                 | 2.04 | 2.10 | 2.16 | V    |       |
| V <sub>HYSL</sub>  | Low-voltage inhibit reset/recover hysteresis — low range    | —    | ±60  | —    | mV   |       |
| V <sub>BG</sub>    | Bandgap voltage reference                                   | 0.97 | 1.00 | 1.03 | V    |       |
| t <sub>LPO</sub>   | Internal low power oscillator period — factory trimmed      | 900  | 1000 | 1100 | μs   |       |

1. Rising thresholds are falling threshold + hysteresis voltage

**Table 3. VBAT power operating requirements**

| Symbol                | Description                            | Min. | Typ. | Max. | Unit | Notes |
|-----------------------|----------------------------------------|------|------|------|------|-------|
| V <sub>POR_VBAT</sub> | Falling VBAT supply POR detect voltage | 0.8  | 1.1  | 1.5  | V    |       |

## 5.2.3 Voltage and current operating behaviors

**Table 4. Voltage and current operating behaviors**

| Symbol    | Description                                                                | Min.           | Max.  | Unit          | Notes |
|-----------|----------------------------------------------------------------------------|----------------|-------|---------------|-------|
| $V_{OH}$  | Output high voltage — high drive strength                                  |                |       |               |       |
|           | • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ , $I_{OH} = -9\text{mA}$    | $V_{DD} - 0.5$ | —     | V             |       |
|           | • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ , $I_{OH} = -3\text{mA}$   | $V_{DD} - 0.5$ | —     | V             |       |
|           | Output high voltage — low drive strength                                   |                |       |               |       |
|           | • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ , $I_{OH} = -2\text{mA}$    | $V_{DD} - 0.5$ | —     | V             |       |
|           | • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ , $I_{OH} = -0.6\text{mA}$ | $V_{DD} - 0.5$ | —     | V             |       |
| $I_{OHT}$ | Output high current total for all ports                                    | —              | 100   | mA            |       |
| $V_{OL}$  | Output low voltage — high drive strength                                   |                |       |               |       |
|           | • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ , $I_{OL} = 9\text{mA}$     | —              | 0.5   | V             |       |
|           | • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ , $I_{OL} = 3\text{mA}$    | —              | 0.5   | V             |       |
|           | Output low voltage — low drive strength                                    |                |       |               |       |
|           | • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ , $I_{OL} = 2\text{mA}$     | —              | 0.5   | V             |       |
|           | • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ , $I_{OL} = 0.6\text{mA}$  | —              | 0.5   | V             |       |
| $I_{OLT}$ | Output low current total for all ports                                     | —              | 100   | mA            |       |
| $I_{IN}$  | Input leakage current (per pin) for full temperature range                 | —              | 1     | $\mu\text{A}$ | 1     |
| $I_{IN}$  | Input leakage current (per pin) at 25°C                                    | —              | 0.025 | $\mu\text{A}$ | 1     |
| $I_{OZ}$  | Hi-Z (off-state) leakage current (per pin)                                 | —              | 1     | $\mu\text{A}$ |       |
| $R_{PU}$  | Internal pullup resistors                                                  | 20             | 50    | k $\Omega$    | 2     |
| $R_{PD}$  | Internal pulldown resistors                                                | 20             | 50    | k $\Omega$    | 3     |

1. Measured at  $V_{DD}=3.6\text{V}$

2. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and  $V_{input} = V_{SS}$

3. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and  $V_{input} = V_{DD}$

## 5.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$ , and  $V_{LLSx} \rightarrow \text{RUN}$  recovery times in the following table assume this clock configuration:

- CPU and system clocks = 100 MHz
- Bus clock = 50 MHz
- FlexBus clock = 50 MHz
- Flash clock = 25 MHz

**Table 5. Power mode transition operating behaviors**

| Symbol    | Description                                                                                                                                                        | Min. | Max. | Unit    | Notes |
|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|---------|-------|
| $t_{POR}$ | After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip. | —    | 300  | $\mu s$ | 1     |
|           | • VLLS1 → RUN                                                                                                                                                      | —    | 112  | $\mu s$ |       |
|           | • VLLS2 → RUN                                                                                                                                                      | —    | 74   | $\mu s$ |       |
|           | • VLLS3 → RUN                                                                                                                                                      | —    | 73   | $\mu s$ |       |
|           | • LLS → RUN                                                                                                                                                        | —    | 5.9  | $\mu s$ |       |
|           | • VLPS → RUN                                                                                                                                                       | —    | 5.8  | $\mu s$ |       |
|           | • STOP → RUN                                                                                                                                                       | —    | 5    | $\mu s$ |       |

1. Normal boot (FTFL\_OPT[LPBOOT]=1)

## 5.2.5 Power consumption operating behaviors

**Table 6. Power consumption operating behaviors**

| Symbol         | Description                                                                   | Min. | Typ. | Max.     | Unit | Notes |
|----------------|-------------------------------------------------------------------------------|------|------|----------|------|-------|
| $I_{DDA}$      | Analog supply current                                                         | —    | —    | See note | mA   | 1     |
| $I_{DD\_RUN}$  | Run mode current — all peripheral clocks disabled, code executing from flash  | —    | 37   | 63       | mA   | 2     |
|                |                                                                               | —    | 38   | 64       | mA   |       |
| $I_{DD\_RUN}$  | Run mode current — all peripheral clocks enabled, code executing from flash   | —    | 46   | 77       | mA   | 3, 4  |
|                |                                                                               | —    | 47   | 63       | mA   |       |
|                |                                                                               | —    | 58   | 79       | mA   |       |
|                |                                                                               | —    | —    | —        | —    |       |
| $I_{DD\_WAIT}$ | Wait mode high frequency current at 3.0 V — all peripheral clocks disabled    | —    | 20   | —        | mA   | 2     |
| $I_{DD\_WAIT}$ | Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled | —    | 9    | —        | mA   | 5     |
| $I_{DD\_VLPR}$ | Very-low-power run mode current at 3.0 V — all peripheral clocks disabled     | —    | 1.12 | —        | mA   | 6     |
| $I_{DD\_VLPR}$ | Very-low-power run mode current at 3.0 V — all peripheral clocks enabled      | —    | 1.71 | —        | mA   | 7     |

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

| Symbol                | Description                                                                | Min. | Typ. | Max. | Unit | Notes |
|-----------------------|----------------------------------------------------------------------------|------|------|------|------|-------|
| I <sub>DD_VLPW</sub>  | Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled | —    | 0.77 | —    | mA   | 8     |
| I <sub>DD_STOP</sub>  | Stop mode current at 3.0 V                                                 |      |      |      | mA   |       |
|                       | • @ –40 to 25°C                                                            | —    | 0.74 | 1.41 | mA   |       |
|                       | • @ 70°C                                                                   | —    | 2.45 | 11.5 | mA   |       |
|                       | • @ 105°C                                                                  | —    | 6.61 | 30   | mA   |       |
| I <sub>DD_VLPS</sub>  | Very-low-power stop mode current at 3.0 V                                  |      |      |      | μA   |       |
|                       | • @ –40 to 25°C                                                            | —    | 83   | 435  | μA   |       |
|                       | • @ 70°C                                                                   | —    | 425  | 2000 | μA   |       |
|                       | • @ 105°C                                                                  | —    | 1280 | 4000 | μA   |       |
| I <sub>DD_LLS</sub>   | Low leakage stop mode current at 3.0 V                                     |      |      |      | μA   | 9     |
|                       | • @ –40 to 25°C                                                            | —    | 4.58 | 19.9 | μA   |       |
|                       | • @ 70°C                                                                   | —    | 30.6 | 105  | μA   |       |
|                       | • @ 105°C                                                                  | —    | 137  | 500  | μA   |       |
| I <sub>DD_VLLS3</sub> | Very low-leakage stop mode 3 current at 3.0 V                              |      |      |      | μA   | 9     |
|                       | • @ –40 to 25°C                                                            | —    | 3.0  | 23   | μA   |       |
|                       | • @ 70°C                                                                   | —    | 18.6 | 43   | μA   |       |
|                       | • @ 105°C                                                                  | —    | 84.9 | 230  | μA   |       |
| I <sub>DD_VLLS2</sub> | Very low-leakage stop mode 2 current at 3.0 V                              |      |      |      | μA   |       |
|                       | • @ –40 to 25°C                                                            | —    | 2.2  | 5.4  | μA   |       |
|                       | • @ 70°C                                                                   | —    | 9.3  | 35   | μA   |       |
|                       | • @ 105°C                                                                  | —    | 41.4 | 128  | μA   |       |
| I <sub>DD_VLLS1</sub> | Very low-leakage stop mode 1 current at 3.0 V                              |      |      |      | μA   |       |
|                       | • @ –40 to 25°C                                                            | —    | 2.1  | 9    | μA   |       |
|                       | • @ 70°C                                                                   | —    | 7.6  | 28   | μA   |       |
|                       | • @ 105°C                                                                  | —    | 33.5 | 95.5 | μA   |       |
| I <sub>DD_VBAT</sub>  | Average current with RTC and 32kHz disabled at 3.0 V                       |      |      |      |      |       |
|                       | • @ –40 to 25°C                                                            | —    | 0.19 | 0.22 | μA   |       |
|                       | • @ 70°C                                                                   | —    | 0.49 | 0.64 | μA   |       |
|                       | • @ 105°C                                                                  | —    | 2.2  | 3.2  | μA   |       |

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

| Symbol               | Description                                                                                                                                                                                                                                                                                                                                          | Min. | Typ. | Max. | Unit | Notes |
|----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|-------|
| I <sub>DD_VBAT</sub> | Average current when CPU is not accessing RTC registers <ul style="list-style-type: none"> <li>• @ 1.8V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> </li> <li>• @ 3.0V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> </li> </ul> | —    | 0.57 | 0.67 | μA   | 10    |
|                      |                                                                                                                                                                                                                                                                                                                                                      | —    | 0.90 | 1.2  | μA   |       |
|                      |                                                                                                                                                                                                                                                                                                                                                      | —    | 2.4  | 3.5  | μA   |       |
|                      |                                                                                                                                                                                                                                                                                                                                                      | —    | 0.67 | 0.94 | μA   |       |
|                      |                                                                                                                                                                                                                                                                                                                                                      | —    | 1.0  | 1.4  | μA   |       |
|                      |                                                                                                                                                                                                                                                                                                                                                      | —    | 2.7  | 3.9  | μA   |       |
|                      |                                                                                                                                                                                                                                                                                                                                                      | —    |      |      |      |       |

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks disabled.
3. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
4. Max values are measured with CPU executing DSP instructions.
5. 25MHz core and system clock, 25MHz bus clock, and 12.5MHz FlexBus and flash clock. MCG configured for FEI mode.
6. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
7. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
8. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
9. Data reflects devices with 128 KB of RAM. For devices with 64 KB of RAM, power consumption is reduced by 2 μA. For devices with 32 KB of RAM, power consumption is reduced by 3 μA.
10. Includes 32kHz oscillator current and RTC operation.

### 5.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at greater than 50 MHz frequencies.
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL



**Table 9. Device clock specifications (continued)**

| Symbol                      | Description                      | Min. | Max. | Unit | Notes |
|-----------------------------|----------------------------------|------|------|------|-------|
| $f_{\text{FlexCAN\_ERCLK}}$ | FlexCAN external reference clock | —    | 8    | MHz  |       |
| $f_{\text{I2S\_MCLK}}$      | I2S master clock                 | —    | 12.5 | MHz  |       |
| $f_{\text{I2S\_BCLK}}$      | I2S bit clock                    | —    | 4    | MHz  |       |

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

### 5.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, CAN, CMT, and I<sup>2</sup>C signals.

**Table 10. General switching specifications**

| Symbol | Description                                                                                                                                                                                                                                                                                                                                                                                                               | Min.             | Max.                | Unit                 | Notes |
|--------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|---------------------|----------------------|-------|
|        | GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path                                                                                                                                                                                                                                                                                                                                        | 1.5              | —                   | Bus clock cycles     | 1, 2  |
|        | GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path                                                                                                                                                                                                                                                                                                                | 100              | —                   | ns                   | 3     |
|        | GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path                                                                                                                                                                                                                                                                                                               | 16               | —                   | ns                   | 3     |
|        | External reset pulse width (digital glitch filter disabled)                                                                                                                                                                                                                                                                                                                                                               | 100              | —                   | ns                   | 3     |
|        | Mode select (EZP_CS) hold time after reset deassertion                                                                                                                                                                                                                                                                                                                                                                    | 2                | —                   | Bus clock cycles     |       |
|        | Port rise and fall time (high drive strength) <ul style="list-style-type: none"> <li>Slew disabled <ul style="list-style-type: none"> <li><math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li><math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> <li>Slew enabled <ul style="list-style-type: none"> <li><math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li><math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> </ul> | —<br>—<br>—<br>— | 12<br>6<br>36<br>24 | ns<br>ns<br>ns<br>ns | 4     |
|        | Port rise and fall time (low drive strength) <ul style="list-style-type: none"> <li>Slew disabled <ul style="list-style-type: none"> <li><math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li><math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> <li>Slew enabled <ul style="list-style-type: none"> <li><math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li><math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> </ul>  | —<br>—<br>—<br>— | 12<br>6<br>36<br>24 | ns<br>ns<br>ns<br>ns | 5     |

## Peripheral operating requirements and behaviors

| Board type | Symbol          | Description                                                                                     | 144 LQFP | 144 MAPBGA | Unit | Notes |
|------------|-----------------|-------------------------------------------------------------------------------------------------|----------|------------|------|-------|
| —          | $R_{\theta JB}$ | Thermal resistance, junction to board                                                           | 24       | 16         | °C/W | 2     |
| —          | $R_{\theta JC}$ | Thermal resistance, junction to case                                                            | 9        | 9          | °C/W | 3     |
| —          | $\Psi_{JT}$     | Thermal characterization parameter, junction to package top outside center (natural convection) | 2        | 2          | °C/W | 4     |

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)*.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

## 6 Peripheral operating requirements and behaviors

### 6.1 Core modules

#### 6.1.1 Debug trace timing specifications

Table 12. Debug trace operating behaviors

| Symbol    | Description              | Min.                | Max. | Unit |
|-----------|--------------------------|---------------------|------|------|
| $T_{cyc}$ | Clock period             | Frequency dependent |      | MHz  |
| $T_{wl}$  | Low pulse width          | 2                   | —    | ns   |
| $T_{wh}$  | High pulse width         | 2                   | —    | ns   |
| $T_r$     | Clock and data rise time | —                   | 3    | ns   |
| $T_f$     | Clock and data fall time | —                   | 3    | ns   |
| $T_s$     | Data setup               | 3                   | —    | ns   |
| $T_h$     | Data hold                | 2                   | —    | ns   |

**6.4.1.2 Flash timing specifications — commands****Table 21. Flash command timing specifications**

| Symbol                                     | Description                                                                                                | Min. | Typ. | Max. | Unit | Notes |
|--------------------------------------------|------------------------------------------------------------------------------------------------------------|------|------|------|------|-------|
| t <sub>rd1blk256k</sub>                    | Read 1s Block execution time <ul style="list-style-type: none"><li>256 KB program/data flash</li></ul>     | —    | —    | 1.7  | ms   |       |
| t <sub>rd1sec2k</sub>                      | Read 1s Section execution time (flash sector)                                                              | —    | —    | 60   | μs   | 1     |
| t <sub>pgmchk</sub>                        | Program Check execution time                                                                               | —    | —    | 45   | μs   | 1     |
| t <sub>rdsrc</sub>                         | Read Resource execution time                                                                               | —    | —    | 30   | μs   | 1     |
| t <sub>pgm4</sub>                          | Program Longword execution time                                                                            | —    | 65   | 145  | μs   |       |
| t <sub>ersblk256k</sub>                    | Erase Flash Block execution time <ul style="list-style-type: none"><li>256 KB program/data flash</li></ul> | —    | 122  | 985  | ms   | 2     |
| t <sub>ersscr</sub>                        | Erase Flash Sector execution time                                                                          | —    | 14   | 114  | ms   | 2     |
| t <sub>pgmsec512</sub>                     | Program Section execution time <ul style="list-style-type: none"><li>512 B flash</li></ul>                 | —    | 2.4  | —    | ms   |       |
| t <sub>pgmsec1k</sub>                      | <ul style="list-style-type: none"><li>1 KB flash</li></ul>                                                 | —    | 4.7  | —    | ms   |       |
| t <sub>pgmsec2k</sub>                      | <ul style="list-style-type: none"><li>2 KB flash</li></ul>                                                 | —    | 9.3  | —    | ms   |       |
| t <sub>rd1all</sub>                        | Read 1s All Blocks execution time                                                                          | —    | —    | 1.8  | ms   |       |
| t <sub>rdonce</sub>                        | Read Once execution time                                                                                   | —    | —    | 25   | μs   | 1     |
| t <sub>pgmonce</sub>                       | Program Once execution time                                                                                | —    | 65   | —    | μs   |       |
| t <sub>ersall</sub>                        | Erase All Blocks execution time                                                                            | —    | 250  | 2000 | ms   | 2     |
| t <sub>vfykey</sub>                        | Verify Backdoor Access Key execution time                                                                  | —    | —    | 30   | μs   | 1     |
| t <sub>swapx01</sub>                       | Swap Control execution time <ul style="list-style-type: none"><li>control code 0x01</li></ul>              | —    | 200  | —    | μs   |       |
| t <sub>swapx02</sub>                       | <ul style="list-style-type: none"><li>control code 0x02</li></ul>                                          | —    | 70   | 150  | μs   |       |
| t <sub>swapx04</sub>                       | <ul style="list-style-type: none"><li>control code 0x04</li></ul>                                          | —    | 70   | 150  | μs   |       |
| t <sub>swapx08</sub>                       | <ul style="list-style-type: none"><li>control code 0x08</li></ul>                                          | —    | —    | 30   | μs   |       |
| t <sub>pgmpart64k</sub>                    | Program Partition for EEPROM execution time <ul style="list-style-type: none"><li>64 KB FlexNVM</li></ul>  | —    | 138  | —    | ms   |       |
| t <sub>pgmpart256k</sub>                   | <ul style="list-style-type: none"><li>256 KB FlexNVM</li></ul>                                             | —    | 145  | —    | ms   |       |
| t <sub>setramff</sub>                      | Set FlexRAM Function execution time: <ul style="list-style-type: none"><li>Control Code 0xFF</li></ul>     | —    | 70   | —    | μs   |       |
| t <sub>setram32k</sub>                     | <ul style="list-style-type: none"><li>32 KB EEPROM backup</li></ul>                                        | —    | 0.8  | 1.2  | ms   |       |
| t <sub>setram64k</sub>                     | <ul style="list-style-type: none"><li>64 KB EEPROM backup</li></ul>                                        | —    | 1.3  | 1.9  | ms   |       |
| t <sub>setram256k</sub>                    | <ul style="list-style-type: none"><li>256 KB EEPROM backup</li></ul>                                       | —    | 4.5  | 5.5  | ms   |       |
| Byte-write to FlexRAM for EEPROM operation |                                                                                                            |      |      |      |      |       |
| t <sub>eewr8bers</sub>                     | Byte-write to erased FlexRAM location execution time                                                       | —    | 175  | 260  | μs   | 3     |

Table continues on the next page...

## Peripheral operating requirements and behaviors

2. Specification is valid for all FB\_AD[31:0] and  $\overline{\text{FB\_TA}}$ .

**Table 26. Flexbus full voltage range switching specifications**

| Num | Description                                     | Min.     | Max.   | Unit | Notes |
|-----|-------------------------------------------------|----------|--------|------|-------|
|     | Operating voltage                               | 1.71     | 3.6    | V    |       |
|     | Frequency of operation                          | —        | FB_CLK | MHz  |       |
| FB1 | Clock period                                    | 1/FB_CLK | —      | ns   |       |
| FB2 | Address, data, and control output valid         | —        | 13.5   | ns   | 1     |
| FB3 | Address, data, and control output hold          | 0        | —      | ns   | 1     |
| FB4 | Data and $\overline{\text{FB\_TA}}$ input setup | 13.7     | —      | ns   | 2     |
| FB5 | Data and $\overline{\text{FB\_TA}}$ input hold  | 0.5      | —      | ns   | 2     |


1. Specification is valid for all FB\_AD[31:0],  $\overline{\text{FB\_BE/BWEn}}$ ,  $\overline{\text{FB\_CSn}}$ ,  $\overline{\text{FB\_OE}}$ , FB\_R/W,  $\overline{\text{FB\_TBST}}$ , FB\_TSIz[1:0], FB\_ALE, and  $\overline{\text{FB\_TS}}$ .
2. Specification is valid for all FB\_AD[31:0] and  $\overline{\text{FB\_TA}}$ .

**Table 28. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

| Symbol       | Description         | Conditions <sup>1</sup>                         | Min. | Typ. <sup>2</sup>      | Max. | Unit  | Notes                                                                                        |
|--------------|---------------------|-------------------------------------------------|------|------------------------|------|-------|----------------------------------------------------------------------------------------------|
| $E_{IL}$     | Input leakage error |                                                 |      | $I_{IN} \times R_{AS}$ |      | mV    | $I_{IN}$ = leakage current<br><br>(refer to the MCU's voltage and current operating ratings) |
|              | Temp sensor slope   | Across the full temperature range of the device | —    | 1.715                  | —    | mV/°C |                                                                                              |
| $V_{TEMP25}$ | Temp sensor voltage | 25 °C                                           | —    | 719                    | —    | mV    |                                                                                              |

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
2. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25°C,  $f_{ADCK} = 2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power). For lowest power operation the ADLPC bit must be set, the HSC bit must be clear with 1 MHz ADC conversion clock speed.
4.  $1 \text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.

**Typical ADC 16-bit Differential ENOB vs ADC Clock**  
**100Hz, 90% FS Sine Input**

**Figure 14. Typical ENOB vs. ADC\_CLK for 16-bit differential mode**

**Table 29. 16-bit ADC with PGA operating conditions (continued)**

| Symbol            | Description         | Conditions                                                                                                 | Min.   | Typ. <sup>1</sup> | Max. | Unit | Notes |
|-------------------|---------------------|------------------------------------------------------------------------------------------------------------|--------|-------------------|------|------|-------|
| C <sub>rate</sub> | ADC conversion rate | ≤ 13 bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled<br>Peripheral clock = 50 MHz | 18.484 | —                 | 450  | Ksps | 7     |
|                   |                     | 16 bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled<br>Peripheral clock = 50 MHz   | 37.037 | —                 | 250  | Ksps | 8     |

1. Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25°C, f<sub>ADCK</sub> = 6 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. ADC must be configured to use the internal voltage reference (VREF\_OUT)
3. PGA reference is internally connected to the VREF\_OUT pin. If the user wishes to drive VREF\_OUT with a voltage other than the output of the VREF module, the VREF module must be disabled.
4. For single ended configurations the input impedance of the driven input is R<sub>PGAD</sub>/2
5. The analog source resistance (R<sub>AS</sub>), external to MCU, should be kept as minimum as possible. Increased R<sub>AS</sub> causes drop in PGA gain without affecting other performances. This is not dependent on ADC clock frequency.
6. The minimum sampling time is dependent on input signal frequency and ADC mode of operation. A minimum of 1.25μs time should be allowed for F<sub>in</sub>=4 kHz at 16-bit differential mode. Recommended ADC setting is: ADLSMP=1, ADLSTS=2 at 8 MHz ADC clock.
7. ADC clock = 18 MHz, ADLSMP = 1, ADLST = 00, ADHSC = 1
8. ADC clock = 12 MHz, ADLSMP = 1, ADLST = 01, ADHSC = 1

#### 6.6.1.4 16-bit ADC with PGA characteristics with Chop enabled (ADC\_PGA[PGACHPb] =0)

**Table 30. 16-bit ADC with PGA characteristics**

| Symbol               | Description      | Conditions                                                 | Min.                                                                                    | Typ. <sup>1</sup> | Max. | Unit | Notes |
|----------------------|------------------|------------------------------------------------------------|-----------------------------------------------------------------------------------------|-------------------|------|------|-------|
| I <sub>DDA_PGA</sub> | Supply current   | Low power (ADC_PGA[PGALPb]=0)                              | —                                                                                       | 420               | 644  | μA   | 2     |
| I <sub>DC_PGA</sub>  | Input DC current |                                                            | $\frac{2}{R_{PGAD}} \left( \frac{(V_{REFPGA} \times 0.583) - V_{CM}}{(Gain+1)} \right)$ |                   |      | A    | 3     |
|                      |                  | Gain =1, V <sub>REFPGA</sub> =1.2V, V <sub>CM</sub> =0.5V  | —                                                                                       | 1.54              | —    | μA   |       |
|                      |                  | Gain =64, V <sub>REFPGA</sub> =1.2V, V <sub>CM</sub> =0.1V | —                                                                                       | 0.57              | —    | μA   |       |

Table continues on the next page...




Figure 17. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=1)

## 6.6.3 12-bit DAC electrical characteristics

### 6.6.3.1 12-bit DAC operating requirements

Table 32. 12-bit DAC operating requirements

| Symbol     | Description             | Min.                                      | Max. | Unit | Notes |
|------------|-------------------------|-------------------------------------------|------|------|-------|
| $V_{DDA}$  | Supply voltage          | 1.71                                      | 3.6  | V    |       |
| $V_{DACR}$ | Reference voltage       | 1.13                                      | 3.6  | V    | 1     |
| $T_A$      | Temperature             | Operating temperature range of the device |      | °C   |       |
| $C_L$      | Output load capacitance | —                                         | 100  | pF   | 2     |
| $I_L$      | Output load current     | —                                         | 1    | mA   |       |

1. The DAC reference can be selected to be  $V_{DDA}$  or the voltage output of the VREF module (VREF\_OUT)
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC


## 6.6.3.2 12-bit DAC operating behaviors

Table 33. 12-bit DAC operating behaviors

| Symbol           | Description                                                                                                                                               | Min.             | Typ.        | Max.       | Unit       | Notes |
|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-------------|------------|------------|-------|
| $I_{DDA\_DACLP}$ | Supply current — low-power mode                                                                                                                           | —                | —           | 330        | $\mu A$    |       |
| $I_{DDA\_DACHP}$ | Supply current — high-speed mode                                                                                                                          | —                | —           | 1200       | $\mu A$    |       |
| $t_{DACLP}$      | Full-scale settling time (0x080 to 0xF7F) — low-power mode                                                                                                | —                | 100         | 200        | $\mu s$    | 1     |
| $t_{DACHP}$      | Full-scale settling time (0x080 to 0xF7F) — high-power mode                                                                                               | —                | 15          | 30         | $\mu s$    | 1     |
| $t_{CCDACLP}$    | Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode                                                                          | —                | 0.7         | 1          | $\mu s$    | 1     |
| $V_{dacoutl}$    | DAC output voltage range low — high-speed mode, no load, DAC set to 0x000                                                                                 | —                | —           | 100        | mV         |       |
| $V_{dacouth}$    | DAC output voltage range high — high-speed mode, no load, DAC set to 0xFFFF                                                                               | $V_{DACR} - 100$ | —           | $V_{DACR}$ | mV         |       |
| INL              | Integral non-linearity error — high speed mode                                                                                                            | —                | —           | $\pm 8$    | LSB        | 2     |
| DNL              | Differential non-linearity error — $V_{DACR} > 2$ V                                                                                                       | —                | —           | $\pm 1$    | LSB        | 3     |
| DNL              | Differential non-linearity error — $V_{DACR} = V_{REF\_OUT}$                                                                                              | —                | —           | $\pm 1$    | LSB        | 4     |
| $V_{OFFSET}$     | Offset error                                                                                                                                              | —                | $\pm 0.4$   | $\pm 0.8$  | %FSR       | 5     |
| $E_G$            | Gain error                                                                                                                                                | —                | $\pm 0.1$   | $\pm 0.6$  | %FSR       | 5     |
| PSRR             | Power supply rejection ratio, $V_{DDA} > = 2.4$ V                                                                                                         | 60               | —           | 90         | dB         |       |
| $T_{CO}$         | Temperature coefficient offset voltage                                                                                                                    | —                | 3.7         | —          | $\mu V/C$  | 6     |
| $T_{GE}$         | Temperature coefficient gain error                                                                                                                        | —                | 0.000421    | —          | %FSR/C     |       |
| $R_{op}$         | Output resistance load = 3 k $\Omega$                                                                                                                     | —                | —           | 250        | $\Omega$   |       |
| SR               | Slew rate -80h → F7Fh → 80h <ul style="list-style-type: none"> <li>High power (<math>SP_{HP}</math>)</li> <li>Low power (<math>SP_{LP}</math>)</li> </ul> | 1.2<br>0.05      | 1.7<br>0.12 | —<br>—     | V/ $\mu s$ |       |
| CT               | Channel to channel cross talk                                                                                                                             | —                | —           | -80        | dB         |       |
| BW               | 3dB bandwidth <ul style="list-style-type: none"> <li>High power (<math>SP_{HP}</math>)</li> <li>Low power (<math>SP_{LP}</math>)</li> </ul>               | 550<br>40        | —<br>—      | —<br>—     | kHz        |       |

1. Settling within  $\pm 1$  LSB
2. The INL is measured for 0+100mV to  $V_{DACR} - 100$  mV
3. The DNL is measured for 0+100 mV to  $V_{DACR} - 100$  mV
4. The DNL is measured for 0+100mV to  $V_{DACR} - 100$  mV with  $V_{DDA} > 2.4$  V
5. Calculated by a best fit curve from  $V_{SS} + 100$  mV to  $V_{DACR} - 100$  mV
6.  $V_{DDA} = 3.0$  V, reference select set for  $V_{DDA}$  (DACx\_CO:DACRFS = 1), high power mode (DACx\_C0:LPEN = 0), DAC set to 0x800, Temp range from -40C to 105C





**Figure 18. Typical INL error vs. digital code**

## 6.8.1 CAN switching specifications

See [General switching specifications](#).


## 6.8.2 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 38. Master mode DSPI timing (limited voltage range)**

| Num | Description                                     | Min.                     | Max.              | Unit | Notes |
|-----|-------------------------------------------------|--------------------------|-------------------|------|-------|
|     | Operating voltage                               | 2.7                      | 3.6               | V    |       |
|     | Frequency of operation                          | —                        | 25                | MHz  |       |
| DS1 | DSPI_SCK output cycle time                      | $2 \times t_{BUS}$       | —                 | ns   |       |
| DS2 | DSPI_SCK output high/low time                   | $(t_{SCK}/2) - 2$        | $(t_{SCK}/2) + 2$ | ns   |       |
| DS3 | DSPI_PCS <sub>n</sub> valid to DSPI_SCK delay   | $(t_{BUS} \times 2) - 2$ | —                 | ns   | 1     |
| DS4 | DSPI_SCK to DSPI_PCS <sub>n</sub> invalid delay | $(t_{BUS} \times 2) - 2$ | —                 | ns   | 2     |
| DS5 | DSPI_SCK to DSPI_SOUT valid                     | —                        | 8                 | ns   |       |
| DS6 | DSPI_SCK to DSPI_SOUT invalid                   | 0                        | —                 | ns   |       |
| DS7 | DSPI_SIN to DSPI_SCK input setup                | 14                       | —                 | ns   |       |
| DS8 | DSPI_SCK to DSPI_SIN input hold                 | 0                        | —                 | ns   |       |

1. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
2. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].



**Figure 20. DSPI classic SPI timing — master mode**

## Pinout

| 144 LQFP | 144 MAP BGA | Pin Name                                         | Default                                          | ALT0                                             | ALT1             | ALT2                        | ALT3        | ALT4 | ALT5     | ALT6         | ALT7                   | EzPort   |
|----------|-------------|--------------------------------------------------|--------------------------------------------------|--------------------------------------------------|------------------|-----------------------------|-------------|------|----------|--------------|------------------------|----------|
| 36       | J3          | ADC0_SE16/<br>CMP1_IN2/<br>ADC0_SE21             | ADC0_SE16/<br>CMP1_IN2/<br>ADC0_SE21             | ADC0_SE16/<br>CMP1_IN2/<br>ADC0_SE21             |                  |                             |             |      |          |              |                        |          |
| 37       | M3          | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 |                  |                             |             |      |          |              |                        |          |
| 38       | L3          | DAC0_OUT/<br>CMP1_IN3/<br>ADC0_SE23              | DAC0_OUT/<br>CMP1_IN3/<br>ADC0_SE23              | DAC0_OUT/<br>CMP1_IN3/<br>ADC0_SE23              |                  |                             |             |      |          |              |                        |          |
| 39       | L4          | DAC1_OUT/<br>CMP0_IN4/<br>CMP2_IN3/<br>ADC1_SE23 | DAC1_OUT/<br>CMP0_IN4/<br>CMP2_IN3/<br>ADC1_SE23 | DAC1_OUT/<br>CMP0_IN4/<br>CMP2_IN3/<br>ADC1_SE23 |                  |                             |             |      |          |              |                        |          |
| 40       | M7          | XTAL32                                           | XTAL32                                           | XTAL32                                           |                  |                             |             |      |          |              |                        |          |
| 41       | M6          | EXTAL32                                          | EXTAL32                                          | EXTAL32                                          |                  |                             |             |      |          |              |                        |          |
| 42       | L6          | VBAT                                             | VBAT                                             | VBAT                                             |                  |                             |             |      |          |              |                        |          |
| 43       | —           | VDD                                              | VDD                                              | VDD                                              |                  |                             |             |      |          |              |                        |          |
| 44       | —           | VSS                                              | VSS                                              | VSS                                              |                  |                             |             |      |          |              |                        |          |
| 45       | M4          | PTE24                                            | ADC0_SE17                                        | ADC0_SE17                                        | PTE24            | CAN1_TX                     | UART4_TX    |      |          | EWM_OUT_b    |                        |          |
| 46       | K5          | PTE25                                            | ADC0_SE18                                        | ADC0_SE18                                        | PTE25            | CAN1_RX                     | UART4_RX    |      |          | EWM_IN       |                        |          |
| 47       | K4          | PTE26                                            | DISABLED                                         |                                                  | PTE26            |                             | UART4_CTS_b |      |          | RTC_CLKOUT   |                        |          |
| 48       | J4          | PTE27                                            | DISABLED                                         |                                                  | PTE27            |                             | UART4_RTS_b |      |          |              |                        |          |
| 49       | H4          | PTE28                                            | DISABLED                                         |                                                  | PTE28            |                             |             |      |          |              |                        |          |
| 50       | J5          | PTA0                                             | JTAG_TCLK/<br>SWD_CLK/<br>EZP_CLK                | TSIO_CH1                                         | PTA0             | UART0_CTS_b/<br>UART0_COL_b | FTM0_CH5    |      |          |              | JTAG_TCLK/<br>SWD_CLK  | EZP_CLK  |
| 51       | J6          | PTA1                                             | JTAG_TDI/<br>EZP_DI                              | TSIO_CH2                                         | PTA1             | UART0_RX                    | FTM0_CH6    |      |          |              | JTAG_TDI               | EZP_DI   |
| 52       | K6          | PTA2                                             | JTAG_TDO/<br>TRACE_SWO/<br>EZP_DO                | TSIO_CH3                                         | PTA2             | UART0_TX                    | FTM0_CH7    |      |          |              | JTAG_TDO/<br>TRACE_SWO | EZP_DO   |
| 53       | K7          | PTA3                                             | JTAG_TMS/<br>SWD_DIO                             | TSIO_CH4                                         | PTA3             | UART0_RTS_b                 | FTM0_CH0    |      |          |              | JTAG_TMS/<br>SWD_DIO   |          |
| 54       | L7          | PTA4/<br>LLWU_P3                                 | NMI_b/<br>EZP_CS_b                               | TSIO_CH5                                         | PTA4/<br>LLWU_P3 |                             | FTM0_CH1    |      |          |              | NMI_b                  | EZP_CS_b |
| 55       | M8          | PTA5                                             | DISABLED                                         |                                                  | PTA5             |                             | FTM0_CH2    |      | CMP2_OUT | I2S0_TX_BCLK | JTAG_TRST_b            |          |
| 56       | E7          | VDD                                              | VDD                                              | VDD                                              |                  |                             |             |      |          |              |                        |          |
| 57       | G7          | VSS                                              | VSS                                              | VSS                                              |                  |                             |             |      |          |              |                        |          |
| 58       | J7          | PTA6                                             | DISABLED                                         |                                                  | PTA6             |                             | FTM0_CH3    |      |          |              | TRACE_CLKOUT           |          |
| 59       | J8          | PTA7                                             | ADC0_SE10                                        | ADC0_SE10                                        | PTA7             |                             | FTM0_CH4    |      |          |              | TRACE_D3               |          |

| 144<br>LQFP | 144<br>MAP<br>BGA | Pin Name          | Default                            | ALT0                               | ALT1              | ALT2      | ALT3                        | ALT4       | ALT5 | ALT6         | ALT7        | EzPort |
|-------------|-------------------|-------------------|------------------------------------|------------------------------------|-------------------|-----------|-----------------------------|------------|------|--------------|-------------|--------|
| 60          | K8                | PTA8              | ADC0_SE11                          | ADC0_SE11                          | PTA8              |           | FTM1_CH0                    |            |      | FTM1_QD_PHA  | TRACE_D2    |        |
| 61          | L8                | PTA9              | DISABLED                           |                                    | PTA9              |           | FTM1_CH1                    |            |      | FTM1_QD_PHB  | TRACE_D1    |        |
| 62          | M9                | PTA10             | DISABLED                           |                                    | PTA10             |           | FTM2_CH0                    |            |      | FTM2_QD_PHA  | TRACE_D0    |        |
| 63          | L9                | PTA11             | DISABLED                           |                                    | PTA11             |           | FTM2_CH1                    |            |      | FTM2_QD_PHB  |             |        |
| 64          | K9                | PTA12             | CMP2_IN0                           | CMP2_IN0                           | PTA12             | CAN0_TX   | FTM1_CH0                    |            |      | I2S0_TXD0    | FTM1_QD_PHA |        |
| 65          | J9                | PTA13/<br>LLWU_P4 | CMP2_IN1                           | CMP2_IN1                           | PTA13/<br>LLWU_P4 | CAN0_RX   | FTM1_CH1                    |            |      | I2S0_TX_FS   | FTM1_QD_PHB |        |
| 66          | L10               | PTA14             | DISABLED                           |                                    | PTA14             | SPI0_PCS0 | UART0_TX                    |            |      | I2S0_RX_BCLK | I2S0_TXD1   |        |
| 67          | L11               | PTA15             | DISABLED                           |                                    | PTA15             | SPI0_SCK  | UART0_RX                    |            |      | I2S0_RXD0    |             |        |
| 68          | K10               | PTA16             | DISABLED                           |                                    | PTA16             | SPI0_SOUT | UART0_CTS_b/<br>UART0_COL_b |            |      | I2S0_RX_FS   | I2S0_RXD1   |        |
| 69          | K11               | PTA17             | ADC1_SE17                          | ADC1_SE17                          | PTA17             | SPI0_SIN  | UART0_RTS_b                 |            |      | I2S0_MCLK    |             |        |
| 70          | E8                | VDD               | VDD                                | VDD                                |                   |           |                             |            |      |              |             |        |
| 71          | G8                | VSS               | VSS                                | VSS                                |                   |           |                             |            |      |              |             |        |
| 72          | M12               | PTA18             | EXTAL0                             | EXTAL0                             | PTA18             |           | FTM0_FLT2                   | FTM_CLKIN0 |      |              |             |        |
| 73          | M11               | PTA19             | XTAL0                              | XTAL0                              | PTA19             |           | FTM1_FLT0                   | FTM_CLKIN1 |      | LPTMR0_ALT1  |             |        |
| 74          | L12               | RESET_b           | RESET_b                            | RESET_b                            |                   |           |                             |            |      |              |             |        |
| 75          | K12               | PTA24             | DISABLED                           |                                    | PTA24             |           |                             |            |      | FB_A29       |             |        |
| 76          | J12               | PTA25             | DISABLED                           |                                    | PTA25             |           |                             |            |      | FB_A28       |             |        |
| 77          | J11               | PTA26             | DISABLED                           |                                    | PTA26             |           |                             |            |      | FB_A27       |             |        |
| 78          | J10               | PTA27             | DISABLED                           |                                    | PTA27             |           |                             |            |      | FB_A26       |             |        |
| 79          | H12               | PTA28             | DISABLED                           |                                    | PTA28             |           |                             |            |      | FB_A25       |             |        |
| 80          | H11               | PTA29             | DISABLED                           |                                    | PTA29             |           |                             |            |      | FB_A24       |             |        |
| 81          | H10               | PTB0/<br>LLWU_P5  | ADC0_SE8/<br>ADC1_SE8/<br>TSI0_CH0 | ADC0_SE8/<br>ADC1_SE8/<br>TSI0_CH0 | PTB0/<br>LLWU_P5  | I2C0_SCL  | FTM1_CH0                    |            |      | FTM1_QD_PHA  |             |        |
| 82          | H9                | PTB1              | ADC0_SE9/<br>ADC1_SE9/<br>TSI0_CH6 | ADC0_SE9/<br>ADC1_SE9/<br>TSI0_CH6 | PTB1              | I2C0_SDA  | FTM1_CH1                    |            |      | FTM1_QD_PHB  |             |        |
| 83          | G12               | PTB2              | ADC0_SE12/<br>TSI0_CH7             | ADC0_SE12/<br>TSI0_CH7             | PTB2              | I2C0_SCL  | UART0_RTS_b                 |            |      | FTM0_FLT3    |             |        |
| 84          | G11               | PTB3              | ADC0_SE13/<br>TSI0_CH8             | ADC0_SE13/<br>TSI0_CH8             | PTB3              | I2C0_SDA  | UART0_CTS_b/<br>UART0_COL_b |            |      | FTM0_FLT0    |             |        |
| 85          | G10               | PTB4              | ADC1_SE10                          | ADC1_SE10                          | PTB4              |           |                             |            |      | FTM1_FLT0    |             |        |




Figure 31. K10 144 LQFP Pinout Diagram