



Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 17x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1513-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# PIC16(L)F1512/3



#### 3.2.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- · the arithmetic status of the ALU
- · the Reset status

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the  $\overline{TO}$  and  $\overline{PD}$  bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 24.0 "Instruction Set Summary").

Note 1:	The C and DC bits operate as Borrow
	and Digit Borrow out bits, respectively, in
	subtraction.

0

REGISTER	STAIL	5. 31A103 K	EGISTER							
U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u			
_	_	_	TO	PD	Z	DC <sup>(1)</sup>	C <sup>(1)</sup>			
bit 7	·			·	•	•	bit			
Legend:										
R = Readal	ble bit	W = Writable b	bit	U = Unimple	mented bit, read	as '0'				
u = Bit is ur	nchanged	x = Bit is unkn	own	-n/n = Value	at POR and BO	R/Value at all c	other Resets			
'1' = Bit is s	set	'0' = Bit is clea	red	q = Value de	pends on condit	ion				
				-	-					
bit 7-5	Unimplemen	ted: Read as '0	,							
bit 4	TO: Time-out	bit								
	1 = After pow	er-up, CLRWDT i	instruction or	SLEEP instruc	ction					
	0 = A WDT tir	me-out occurred	ł							
bit 3	PD: Power-do	own bit								
	1 = After pow	er-up or by the	CLRWDT insti	ruction						
	0 = By execu	tion of the SLEE	P instruction							
bit 2	Z: Zero bit									
	1 = The resul	1 = The result of an arithmetic or logic operation is zero								
	0 = The resul	t of an arithmeti	c or logic ope	eration is not z	ero					
bit 1	DC: Digit Car	ry/Digit Borrow	bit <sup>(1)</sup>							
	1 = A carry-o	1 = A carry-out from the 4th low-order bit of the result occurred								
	0 = No carry-	$\frac{1}{2}$ (1)	low-order bi	t of the result						
bit 0	C: Carry/Borr	ow bit								
	1 = A carry-or	ut from the Mos	t Significant I	bit of the result	occurred					
	0 - NO Carry-		st Significan							
Note 1:	For Borrow, the po	larity is reverse	d. A subtract	ion is executed	d by adding the f	two's complem	ent of the			

#### DECISTED 2 4. STATUS, STATUS DECISTED

second operand.

# TABLE 3-6:PIC16(L)F1512/3 MEMORYMAP (BANK 14)

	Bank 14
700h	Coro Rogistoro
	(Table 3-2)
70Bh	
70Ch	Unimplemented
	Read as '0'
710h	
711h	AADCON0
712h	AADCON1
713h	AADCON2
714h	AADCON3
715h	AADSTAT
716h	AADPRE
717h	AADACQ
718h	AADGRD
719h	AADCAP
71Ah	AADRES0L
71Bh	AADRES0H
71Ch	AADRES1L
71Dh	AADRES1H
71Eh	-
71Fh	—
720h	Unimplemented Read as '0'
76Fh	
770h	Common RAM (Accesses 70b – 7Fb)
77Fh	7011 - 7111)

# TABLE 3-7:PIC16(L)F1512/3 MEMORYMAP (BANK 31)

	Bank 31
F80h F8Bh	Core Registers (Table 3-2)
F8Ch	
	Unimplemented Read as '0'
FE3h	
FE4h	STATUS_SHAD
FE5h	WREG_SHAD
FE6h	BSR_SHAD
FE7h	PCLATH_SHAD
FE8h	FSR0L_SHAD
FE9h	FSR0H_SHAD
FEAh	FSR1L_SHAD
FEBh	FSR1H_SHAD
FECh	—
FEDh	STKPTR
FEEh	TOSL
FEFh	TOSH
FF0h	Common RAM (Accesses 70h – 7Fh)

Legend: = Unimplemented data memory locations, read as '0'.

Legend: = Unimplemented data memory locations, read as '0'.

R-1/q	U-0	R-q/q	R-0/q	U-0	U-0	R-0/0	R-0/q
SOSCR	—	OSTS	HFIOFR	—	—	LFIOFR	HFIOFS
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared	q = Condition	al		
bit 7	SOSCR: Seconda If T1OSCEN = 1 = Seconda 0 = Seconda If T1OSCEN = 1 = Timer1 c	ondary Oscillat = 1: ary oscillator is ary oscillator is = 0: clock source is	tor Ready bit ready not ready always ready				
bit 6	Unimplemen	ted: Read as '	0'				
bit 5	<b>OSTS:</b> Oscillator Start-up Timer Status bit 1 = Running from the clock defined by the FOSC<2:0> bits of the Configuration Words 0 = Running from an internal oscillator (FOSC<2:0> = 100)					3	
bit 4	HFIOFR: High	n-Frequency Ir	ternal Oscillato	or Ready bit			
	1 = HFINTOS 0 = HFINTOS	SC is ready SC is not ready	1				
bit 3-2	Unimplemen	ted: Read as '	0'				
bit 1	LFIOFR: Low 1 = LFINTOS 0 = LFINTOS	r-Frequency Inf SC is ready SC is not ready	ternal Oscillato	r Ready bit			
bit 0	<b>HFIOFS:</b> High 1 = HFINTOS 0 = HFINTOS	n-Frequency In SC 16 MHz oso SC 16 MHz is r	ternal Oscillato cillator is stable not stable, the s	or Stable bit and is driving start-up oscilla	the INTOSC tor is driving IN	TOSC	

# REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

# TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	—		IRCF<3:0>				SCS	<1:0>	54
OSCSTAT	SOSCR	-	OSTS	HFIOFR	—	_	LFIOFR	HFIOFS	55
PIE2	OSFIE			_	BCLIE	_		CCP2IE	71
PIR2	OSFIF	_	_	—	BCLIF	—	-	CCP2IF	73
T1CON	TMR10	CS<1:0> T1CKPS<1:0>		T10SCEN	T1SYNC		TMR10N	168	

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

### TABLE 5-3: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	—		FCMEN	IESO	CLKOUTEN	BOREN<1:0>		—	07
CONFIGI	7:0	CP	MCLRE	PWRTE	WDTE	WDTE<1:0> FOSC<2:0>		37		

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

## 6.1 **Power-on Reset (POR)**

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

### 6.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms timeout on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Words.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note *AN607, "Power-up Trouble Shooting"* (DS00607).

## 6.2 Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Words. The four operating modes are:

- BOR is always on
- BOR is off when in Sleep
- · BOR is controlled by software
- · BOR is always off

Refer to Table 6-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Words.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset. See Figure 6-2 for more information.

BOREN<1:0>	SBOREN	Device Mode	BOR Mode	Instruction Execution upon: Release of POR or Wake-up from Sleep
11	Х	Х	Active	Waits for BOR ready <sup>(1)</sup> (BORRDY = 1)
1.0	Х	Awake	Active	Waits for BOB roady (BOBBDY = 1)
IU		Sleep	Disabled	Waits for BOR leady (BORRD1 – 1)
01	1	Х	Active	Waits for BOR ready <sup>(1)</sup> (BORRDY = 1)
UL	0	X	Disabled	Bogins immediately (BORDOV
0 0	X	X	Disabled	- Degins inimediately (BORRDT - X)

TABLE 6-1: BOR OPERATING MODES

**Note 1:** In these specific cases, "Release of POR" and "Wake-up from Sleep", there is no delay in start-up. The BOR ready flag, (BORRDY = 1), will be set before the CPU is ready to execute instructions because the BOR circuit is forced on by the BOREN<1:0> bits.

# 6.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Words are programmed to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

### 6.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Words are programmed to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.

### 6.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device startup is not delayed by the BOR ready condition or the VDD level.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.

# PIC16(L)F1512/3





# PIC16(L)F1512/3

## 7.6.4 PIR1 REGISTER

The PIR1 register contains the interrupt flag bits, as shown in Register 7-4.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

# REGISTER 7-4: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	TMR1GIF: Timer1 Gate Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 6	ADIF: A/D Converter Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 5	RCIF: USART Receive Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 4	TXIF: USART Transmit Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 3	SSPIF: Synchronous Serial Port (MSSP) Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 2	CCP1IF: CCP1 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 1	TMR2IF: Timer2 to PR2 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 0	TMR1IF: Timer1 Overflow Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending

# TABLE 16-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES (CONTINUED)

ADC Clock	Period (TAD)	Device Frequency (Fosc)							
ADC Clock Source	ADCS<2:0>	20 MHz	20 MHz 16 MHz		4 MHz	1 MHz			
Fosc/16	101	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs <b><sup>(3)</sup></b>			
Fosc/32	010	1.6 μs	2.0 μs	4.0 μs	8.0 μs <sup>(3)</sup>	32.0 μs <sup>(3)</sup>			
Fosc/64	110	3.2 μs	4.0 μs	8.0 μs <sup>(3)</sup>	16.0 μs <b><sup>(3)</sup></b>	64.0 μs <sup>(3)</sup>			
Frc	x11	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>			

Legend: Shaded cells are outside of recommended range.

**Note 1:** The FRC source has a typical TAD time of 1.6  $\mu$ s for VDD.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

**4:** The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock Fosc. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.

### FIGURE 16-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES





# 16.6.8 ADDITIONAL SAMPLE AND HOLD CAPACITOR

Additional capacitance can be added in parallel with the sample and hold capacitor (CHOLD) by setting the ADDCAP<2:0> bits of the AADCAP register. This bit connects a digitally programmable capacitance to the ADC conversion bus, increasing the effective internal capacitance of the sample and hold capacitor in the ADC module. This is used to improve the match between internal and external capacitance for a better sensing performance. The additional capacitance does not affect analog performance of the ADC because it is not connected during conversion. See Figure 16-6.

# 16.6.9 ANALOG BUS VISIBILITY

The ADOEN bit or the ADOLEN bit of the AADCON3 register can be used to connect the ADC conversion bus (CHOLD) to the ADOUT pin. This connection can be used to monitor the state and behavior of the internal analog bus and it also can be used to improve the match between internal and external capacitance by connecting a external capacitor to increase the effective internal capacitance. The ADOEN bit provides the connection via a standard channel passgate, while the ADOLEN bit enables a lower-impedance passgate.

The ADOUT pin function can be overridden during the pre-charge stage of conversion. This override function is controlled by the ADOOEN bit. The polarity of the override is set by the ADIPPOL bit. It should be noted that, outside of the pre-charge phase, no ADOUT override is in effect. Therefore, the user must manage the state of the ADOUT pin via the relevant TRIS bit in order to avoid unintended affects on conversion results. If the user wishes to have the ADOUT path be active during conversions, then the relevant TRIS bit should be set to ensure that the ADOUT pin logic is in the input mode during the acquisition phase of conversions.

#### **Timer2 Control Register** 19.5

REGISTER	19-1: T2C	ON: TIMER2 C		EGISTER						
U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
		T2OUT	PS<3:0>		TMR2ON	T2CKF	'S<1:0>			
bit 7							bit C			
Legend:										
R = Readabl	e bit	W = Writable	U = Unimpler	U = Unimplemented bit, read as '0'						
u = Bit is und	changed	x = Bit is unki	nown	-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is se	t	'0' = Bit is cleared								
bit 7	Unimpleme	ented: Read as '	0'							
bit 6-3	T2OUTPS<	: <b>3:0&gt;:</b> Timer2 Οι	utput Postscal	er Select bits						
	1111 <b>= 1:1</b> 6	6 Postscaler								
	1110 <b>= 1:1</b> 5	5 Postscaler								
	1101 <b>= 1</b> :14	4 Postscaler								
	1100 <b>= 1:1</b> 3	3 Postscaler								
	1011 = 1:12	2 Postscaler								
	1010 = 1:11	l Postscaler								
	1001 = 1:10	) Postscaler								
	1000 = 1:9	Postscaler								
	0111 = 1:8	Postscaler								
	0110 = 1.7	Postscaler								
	0101 = 1.6	Postscaler								
	0100 = 1.5	Postscaler								
	0011 - 1.4	Postscaler								
	0010 - 1.3	Postscaler								
	0001 = 1.2	Postscaler								
bit 2	TMR20N: 1	Fimer2 On bit								
5112	1 = Timer?	is on								
	0 = Timer2	is off								
bit 1-0	T2CKPS<1	:0>: Timer2 Cloo	k Prescale Se	elect bits						
	11 = Presca	aler is 64								
	10 = Presca	aler is 16								
	01 = Presca	aler is 4								
	00 = Presca	aler is 1								

# 20.2.4 SPI SLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit of the SSPCON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. The shift register is clocked from the SCK pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

# 20.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisy-chain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Slave Select line from the master device.

Figure 20-7 shows the block diagram of a typical daisy-chain connection when operating in SPI mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the slave. Setting the BOEN bit of the SSPCON3 register will enable writes to the SSPBUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

# 20.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The  $\overline{SS}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SS}$  pin control enabled (SSPCON1<3:0> = 0100).

When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven.

When the  $\overline{SS}$  pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

Note 1:	When the SPI is in Slave mode with $\overline{SS}$ pin control enabled (SSPCON1<3:0> = 0100), the SPI module will reset if the $\overline{SS}$ pin is set to VDD.
2:	When the SPI is used in Slave mode with CKE set; the user must enable $\overline{SS}$ pin control.
3:	While operated in SPI Slave mode the SMP bit of the SSPSTAT register must remain clear.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SS pin to a high level or clearing the SSPEN bit.







## FIGURE 20-8: SLAVE SELECT SYNCHRONOUS WAVEFORM

# 20.5.3 SLAVE TRANSMISSION

When the  $R/\overline{W}$  bit of the incoming address byte is set and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low (see **Section 20.5.6** "**Clock Stretching**" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then the SCL pin should be released by setting the CKP bit of the SSPCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This ACK value is copied to the ACKSTAT bit of the SSPCON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes Idle and waits for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared by software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.

### 20.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPCON3 register is set, the BCLIF bit of the PIR register is set. Once a bus collision is detected, the slave goes Idle and waits to be addressed again. User software can use the BCLIF bit to handle a slave bus collision.

## 20.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 20-17 can be used as a reference to this list.

- 1. Master sends a Start condition on SDA and SCL.
- 2. S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSPIF bit.
- 4. Slave hardware generates an ACK and sets SSPIF.
- 5. SSPIF bit is cleared by user.
- 6. Software reads the received address from SSP-BUF, clearing BF.
- 7.  $R/\overline{W}$  is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPBUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSPIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
  - Note 1: If the master ACKs the clock will be stretched.
    - ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.

# 21.0 CAPTURE/COMPARE/PWM MODULES

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

This family of devices contains two standard Capture/ Compare/PWM modules (CCP1 and CCP2).

The Capture and Compare functions are identical for all CCP modules.

- Note 1: In devices with more than one CCP module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the CCP1CON and CCP2CON control the same operational aspects of two completely different CCP modules.
  - 2: Throughout this section, generic references to a CCP module in any of its operating modes may be interpreted as being equally applicable to CCPx module. Register names, module signals, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.

# 21.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

# 21.2.6 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see **Section 12.1 "Alternate Pin Function**" for more information.

# 21.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 21-3 shows a typical waveform of the PWM signal.

# 21.3.1 STANDARD PWM OPERATION

The standard PWM function described in this section is available and identical for all CCP modules.

The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the CCPx pin with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- · PR2 registers
- T2CON registers
- CCPRxL registers
- · CCPxCON registers

Figure 21-4 shows a simplified block diagram of PWM operation.

- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
  - 2: Clearing the CCPxCON register will relinguish control of the CCPx pin.









REGISTER 2	z-z: RCSI/	A: RECEIVE	STATUS AN		L REGISTER						
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-x/x				
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimple	emented bit, read	as '0'					
u = Bit is unch	anged	x = Bit is unki	nown	-n/n = Value at POR and BOR/Value at all other Resets							
'1' = Bit is set		'0' = Bit is cle	ared								
bit 7	SPEN: Serial	SPEN: Serial Port Enable bit									
	1 = Serial po	ort enabled (cor	nfigures RX/D	T and TX/CK	pins as serial por	t pins)					
	0 = Serial po	ort disabled (ne	id in Reset)								
bit 6	RX9: 9-bit Re	eceive Enable t	Dit								
	1 = Selects s 0 = Selects s	B-bit reception									
bit 5	SREN: Single	e Receive Enal	ole hit								
	Asynchronou	s mode:									
	Don't care	<u></u> .									
	<u>Synchronous</u>	mode – Maste	<u>r</u> :								
	1 = Enables	single receive									
	0 = Disables	single receive	ntion in compl	oto							
	Svnchronous	mode – Slave		ele.							
	Don't care										
bit 4	CREN: Conti	nuous Receive	Enable bit								
	<u>Asynchronou</u>	<u>s mode</u> :									
	1 = Enables	receiver									
	0 = Disables	receiver									
	Synchronous	mode:									
	1 = Enables 0 = Disables	continuous rec	eive until enal	ble bit CREN	is cleared (CREN	I overrides SR	EN)				
hit 3		Iress Detect Er	ahla hit								
bit 5	Asynchronou	s mode 9-bit (F	RX9 = 1):								
	1 = Enables	address detect	ion. enable in	terrupt and loa	ad the receive bu	uffer when RSF	२<8> is set				
	0 = Disables	address detec	tion, all bytes	are received	and ninth bit can	be used as pa	rity bit				
	Asynchronou	s mode 8-bit (F	RX9 = 0):								
	Don't care										
bit 2	FERR: Frami	ing Error bit									
	1 = Framing	error (can be u	pdated by rea	ading RCREG	register and reco	eive next valid	byte)				
h:+ 4		ng error									
DIT		run Error dit	loared by alor	ring hit CDEN	D						
	1 = 0venun 0 = No overr	un error	ieareu by clea	any bit CREP	N)						
bit 0	RX9D: Ninth	bit of Received	Data								
	This can be a	address/data bi	t or a parity bi	t and must be	calculated by us	er firmware.					

#### -\_ -.... - - -

# FIGURE 24-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register	erope 76	rations
OPCODE	d	f (FILE #)
d = 0 for destination d = 1 for destination f = 7-bit file register a	W f addres	SS
Bit-oriented file register 13 10 9	opera 7	ntions 6 0
OPCODE b	(BIT #	) f (FILE #)
b = 3-bit bit address f = 7-bit file register a	addres	ss
Literal and control opera	ations	
General		
	8 7	0 k (literal)
OPCODE		K (IIIerai)
k = 8-bit immediate v	/alue	
CALL and GOTO instruction	ns only	/
13 11 10		0
OPCODE	k	(literal)
k = 11-bit immediate	value	
MOVLP instruction only	7	6 0
OPCODE		k (literal)
k = 7 bit immediate y	(alua	in (intereal)
MOVLB instruction only	alue	
13		5 4 0
OPCODE		k (literal)
k = 5-bit immediate v	alue	
13 9	8	0
OPCODE		k (literal)
k = 9-bit immediate	value	
FSR Offset instructions		
13	76	5 0
OPCODE	n	k (literal)
n = appropriate FSR k = 6-bit immediate	value	
n = appropriate FSR k = 6-bit immediate	value s	<u>3210</u>
n = appropriate FSR k = 6-bit immediate v FSR Increment instructions 13 OPCODE	value s	3 2 1 0 n m (mode)
n = appropriate FSR k = 6-bit immediate FSR Increment instruction 13 OPCODE n = appropriate FSR m = 2-bit mode valu	value s e	3 2 1 0 n m (mode)
n = appropriate FSR k = 6-bit immediate v FSR Increment instructions 13 OPCODE n = appropriate FSR m = 2-bit mode valu OPCODE only 13	value s e	3 2 1 0 n m (mode)

# TABLE 25-2: SUPPLY VOLTAGE (IDD)<sup>(1,2)</sup> (CONTINUED)

PIC16LF1	512/3	Standard Operating Conditions (unless otherwise stated)						
PIC16F15	12/3							
Param Device					Conditions			
No.	Characteristics	Min.	Тур†	Max.	Units	VDD	Note	
D014		—	120	210	μA	1.8	Fosc = 4 MHz	
		—	210	380	μA	3.0	EC Oscillator, Medium-Power mode	
D014		—	190	280	μA	2.3	Fosc = 4 MHz	
		—	260	380	μA	3.0	EC Oscillator, Medium-Power mode	
		—	330	480	μA	5.0		
D015		—	1.1	1.5	mA	3.0	Fosc = 20 MHz	
		_	1.3	2.0	mA	3.6	EC Oscillator, High-Power mode	
D015		-	1.2	1.5	mA	3.0	Fosc = 20 MHz	
		—	1.4	2	mA	5.0	EC Oscillator, High-Power mode	
D016		_	5.0	12	μA	1.8	Fosc = 31 kHz	
		—	10	31	μA	3.0	LFINTOSC mode	
D016	0016		16	25	μA	2.3	Fosc = 31 kHz	
		_	22	35	μA	3.0	LFINTOSC mode	
		—	23	40	μA	5.0		
D017	D017		230	380	μA	1.8	Fosc = 500 kHz	
		—	275	450	μA	3.0	HFINTOSC mode	
D017		—	290	400	μA	2.3	Fosc = 500 kHz	
		—	335	480	μA	3.0	HFINTOSC mode	
		—	365	530	μA	5.0		
D018		_	440	750	μA	1.8	Fosc = 8 MHz	
		—	700	1000	μA	3.0	HFINTOSC mode	
D018			580	750	μA	2.3	Fosc = 8 MHz	
		_	780	1000	μA	3.0	HEINTOSC mode	
		—	810	1100	μA	5.0		
D019			0.65	1.3	mA	1.8	Fosc = 16 MHz	
			1.1	1.5	mA	3.0	HEINTOSC mode	
D019		_	0.80	1.3	mA	2.3	Fosc = 16 MHz	
		—	1.1	1.5	mA	3.0		
		—	1.2	1.7	mA	5.0		

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

#### TABLE 25-4: I/O PORTS (CONTINUED)

Standard Operating Conditions (unless otherwise stated)											
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
		Capacitive Loading Specs on Output Pins									
D101*	COSC2	OSC2 pin	_	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1				
D101A*	Сю	All I/O pins	_	_	50	pF					
*	* These percentations are observatorized but pat tested										

These parameters are characterized but not tested.

t Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

# THE MICROCHIP WEBSITE

Microchip provides online support via our WWW site at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

# **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support