

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| Details                    |  |
|----------------------------|--|
| Product Status             | Active   |
| Core Processor             | PIC  |
| Core Size                  | 16-Bit   |
| Speed                      | 16MHz  |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT  |
| Number of I/O              | 53   |
| Program Memory Size        | 64KB (22K x 24)  |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 8K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V  |
| Data Converters            | A/D 16x10b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 64-TQFP  |
| Supplier Device Package    | 64-TQFP (10x10)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic24fj64ga006t-i-pt |

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

|                          | Access        | Program Space Address   |             |                     |                     |       |  |
|--------------------------|---------------|-------------------------|-------------|---------------------|---------------------|-------|--|
| Access Type              | Space         | <23> <22:16> <15        |             |                     | <14:1>              | <0>   |  |
| Instruction Access       | User          | 0                       |             | PC<22:1>            |                     | 0     |  |
| (Code Execution)         |               | 0xx xxxx xxxx xxxx xxx0 |             |                     |                     |       |  |
| TBLRD/TBLWT              | User          | TBLPAG<7:0>             |             | Data EA<15:0>       |                     |       |  |
| (Byte/Word Read/Write)   |               | 02                      | xxx xxxx    | XXXX XXXX XXXX XXXX |                     |       |  |
|                          | Configuration | TBLPAG<7:0>             |             | Data EA<15:0>       |                     |       |  |
|                          |               | 12                      | xxx xxxx    | xxx                 | XXXX XXXX XXXX XXXX |       |  |
| Program Space Visibility | User          | 0                       | PSVPAG<7    | ':0>                | Data EA<14:         | 0>(1) |  |
| (Block Remap/Read)       |               | 0                       | 0 xxxx xxxx |                     | xxx xxxx xxxx xxxx  |       |  |

**Note 1:** Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.





**2:** Table operations are not required to be word-aligned. Table read operations are permitted in the configuration memory space.

## 5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused addresses should be programmed with FFFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

**Note:** Writing to a location multiple times without erasing is not recommended.

All of the table write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

### 5.3 JTAG Operation

The PIC24F family supports JTAG programming and boundary scan. Boundary scan can improve the manufacturing process by verifying pin to PCB connectivity. Programming can be performed with industry standard JTAG programmers supporting Serial Vector Format (SVF).

### 5.4 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an onboard bootloader, known as the program executive, to manage the programming process. Using an SPI data frame format, the program executive can erase, program and verify program memory. See the device programming specification for more information on Enhanced ICSP

### 5.5 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.6 "Programming Operations"** for further details.

## 5.6 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or an erase operation, the processor stalls (Waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

Configuration Word values are stored in the last two locations of program memory. Performing a page erase operation on the last page of program memory clears these values and enables code protection. As a result, avoid performing page erase operations on the last page of program memory.

| Clock Source          | SYSRST Delay   | System Clock<br>Delay   | FSCM<br>Delay   | Notes   |  |  |  |  |
|-----------------------|--|---|---|---|--|--|--|--|
| EC, FRC, FRCDIV, LPRC | TPOR + TSTARTUP + TRST   | _   | _   | 1, 2, 3   |  |  |  |  |
| ECPLL, FRCPLL         | TPOR + TSTARTUP + TRST   | TLOCK   | TFSCM   | 1, 2, 3, 5, 6   |  |  |  |  |
| XT, HS, SOSC          | TPOR + TSTARTUP + TRST   | Тоѕт  | TFSCM   | 1, 2, 3, 4, 6   |  |  |  |  |
| XTPLL, HSPLL          | TPOR + TSTARTUP + TRST   | TOST + TLOCK  | TFSCM   | 1, 2, 3, 4, 5, 6  |  |  |  |  |
| EC, FRC, FRCDIV, LPRC | TSTARTUP + TRST  | —   | _   | 2, 3  |  |  |  |  |
| ECPLL, FRCPLL         | TSTARTUP + TRST  | TLOCK   | TFSCM   | 2, 3, 5, 6  |  |  |  |  |
| XT, HS, SOSC          | TSTARTUP + TRST  | Tost  | TFSCM   | 2, 3, 4, 6  |  |  |  |  |
| XTPLL, HSPLL          | TSTARTUP + TRST  | TOST + TLOCK  | TFSCM   | 2, 3, 4, 5, 6   |  |  |  |  |
| Any Clock             | Trst   | _   | _   | 3   |  |  |  |  |
| Any Clock             | Trst   | —   | _   | 3   |  |  |  |  |
| Any Clock             | Trst   | —   | _   | 3   |  |  |  |  |
| Any Clock             | Trst   | —   | _   | 3   |  |  |  |  |
| Any Clock             | Trst   | —   | _   | 3   |  |  |  |  |
| Any Clock             | Trst   | —   | _   | 3   |  |  |  |  |
|                       | EC, FRC, FRCDIV, LPRC<br>ECPLL, FRCPLL<br>XT, HS, SOSC<br>XTPLL, HSPLL<br>EC, FRC, FRCDIV, LPRC<br>ECPLL, FRCPLL<br>XT, HS, SOSC<br>XTPLL, HSPLL<br>Any Clock<br>Any Clock<br>Any Clock<br>Any Clock | EC, FRC, FRCDIV, LPRCTPOR + TSTARTUP + TRSTECPLL, FRCPLLTPOR + TSTARTUP + TRSTXT, HS, SOSCTPOR + TSTARTUP + TRSTXTPLL, HSPLLTPOR + TSTARTUP + TRSTEC, FRC, FRCDIV, LPRCTSTARTUP + TRSTECPLL, FRCPLLTSTARTUP + TRSTXTPLL, HSPLLTSTARTUP + TRSTXTPLL, HSPLLTSTARTUP + TRSTXTPLL, HSPLLTSTARTUP + TRSTAny ClockTRSTAny ClockTRSTAny ClockTRSTAny ClockTRSTAny ClockTRSTAny ClockTRSTAny ClockTRSTAny ClockTRST | Clock SourceSYSKST DelayDelayEC, FRC, FRCDIV, LPRCTPOR + TSTARTUP + TRST—ECPLL, FRCPLLTPOR + TSTARTUP + TRSTTLOCKXT, HS, SOSCTPOR + TSTARTUP + TRSTTOSTXTPLL, HSPLLTPOR + TSTARTUP + TRSTTOST + TLOCKEC, FRC, FRCDIV, LPRCTSTARTUP + TRSTTLOCKXT, HS, SOSCTSTARTUP + TRSTTLOCKXT, HS, SOSCTSTARTUP + TRSTTLOCKXT, HS, SOSCTSTARTUP + TRSTTOSTXTPLL, HSPLLTSTARTUP + TRSTTOSTXTPLL, HSPLLTSTARTUP + TRSTTOST + TLOCKAny ClockTRST—Any ClockTRST—Any ClockTRST—Any ClockTRST—Any ClockTRST—Any ClockTRST—Any ClockTRST—Any ClockTRST— | Clock SourceSYSRS I DelayDelayDelayEC, FRC, FRCDIV, LPRCTPOR + TSTARTUP + TRST——ECPLL, FRCPLLTPOR + TSTARTUP + TRSTTLOCKTFSCMXT, HS, SOSCTPOR + TSTARTUP + TRSTTOSTTFSCMXTPLL, HSPLLTPOR + TSTARTUP + TRSTTOST + TLOCKTFSCMEC, FRC, FRCDIV, LPRCTSTARTUP + TRSTTLOCKTFSCMXT, HS, SOSCTSTARTUP + TRSTTLOCKTFSCMXT, HS, SOSCTSTARTUP + TRSTTOSTTFSCMXT, HS, SOSCTSTARTUP + TRSTTOSTTFSCMXTPLL, HSPLLTSTARTUP + TRSTTOSTTFSCMAny ClockTRST——Any ClockTRST——Any ClockTRST——Any ClockTRST——Any ClockTRST——Any ClockTRST——Any ClockTRST—— |  |  |  |  |

### TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

**Note 1:** TPOR = Power-on Reset delay (10  $\mu$ s nominal).

**2:** TSTARTUP = TVREG (10 μs nominal) if the on-chip regulator is enabled or TPWRT (64 ms nominal) if an on-chip regulator is disabled.

**3:** TRST = Internal state Reset time (20 μs nominal).

**4:** TOST = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.

5: TLOCK = PLL lock time.

6: TFSCM = Fail-Safe Clock Monitor delay (100 μs nominal).

#### 6.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has NOT expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

#### 6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

#### 6.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, will automatically be inserted after the POR and PWRT delay times. The FSCM will not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 100  $\mu$ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay will prevent an oscillator failure trap at a device Reset when the PWRT is disabled.

### 6.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the oscillator Configuration bits in the FOSC Device Configuration register (see Table 6-2). The RCFGCAL and NVMCON registers are only affected by a POR.

NOTES:

| FIGURE 7-1:                       | PIC24F INTERRUPT VEC                  | TOR TAB  | LE   |
|-----------------------------------|---------------------------------------|----------|--|
|                                   | Depart Gome Instruction               | 100000h  |  |
|                                   | Reset – GOTO Instruction              | 000000h  |  |
|                                   | Reset – GOTO Address                  | 000002h  |  |
|                                   | Reserved                              | 000004h  |  |
|                                   | Oscillator Fail Trap Vector           |          |  |
|                                   | Address Error Trap Vector             |          |  |
|                                   | Stack Error Trap Vector               |          |  |
|                                   | Math Error Trap Vector                |          |  |
|                                   | Reserved                              |          |  |
|                                   | Reserved<br>Reserved                  | _        |  |
|                                   | Interrupt Vector 0                    | 000014h  |  |
|                                   | Interrupt Vector 0                    | 00001411 |  |
|                                   |                                       | -        |  |
|                                   |                                       |          |  |
|                                   |                                       | _        |  |
|                                   | Interrupt Vector 52                   | 00007Ch  | (4)  |
| rity                              | Interrupt Vector 53                   | 00007Eh  | Interrupt Vector Table (IVT) <sup>(1)</sup>            |
| rio                               | Interrupt Vector 54                   | 000080h  |  |
|                                   | _                                     |          |  |
| lde                               | _                                     |          |  |
| Ō                                 | _                                     |          |  |
| ıra                               | Interrupt Vector 116                  | 0000FCh  |  |
| latı                              | Interrupt Vector 117                  | 0000FEh  |  |
| 2                                 | Reserved                              | 000100h  |  |
| Decreasing Natural Order Priority | Reserved                              | 000102h  |  |
| e                                 | Reserved                              |          |  |
| ecr                               | Oscillator Fail Trap Vector           |          |  |
| Ω                                 | Address Error Trap Vector             |          |  |
|                                   | Stack Error Trap Vector               |          |  |
|                                   | Math Error Trap Vector                |          |  |
|                                   | Reserved                              |          |  |
|                                   | Reserved                              |          |  |
|                                   | Reserved                              |          |  |
|                                   | Interrupt Vector 0                    | 000114h  |  |
|                                   | Interrupt Vector 1                    |          |  |
|                                   |                                       |          |  |
|                                   |                                       | _        | Alternate Interrupt Vector Table (AIVT) <sup>(1)</sup> |
|                                   | Interrupt Vector 52                   | 00017Ch  | Alternate interrupt vector fable (AIVT)                |
|                                   | Interrupt Vector 52                   | 00017Ch  |  |
|                                   | Interrupt Vector 54                   | 000180h  |  |
|                                   |                                       | 00010011 |  |
|                                   |                                       | -        |  |
|                                   |                                       | 1        |  |
|                                   | Interrupt Vector 116                  | 1        |  |
| ♥                                 | Interrupt Vector 117                  | 0001FEh  |  |
|                                   | Start of Code                         | 000200h  |  |
|                                   |                                       | 4        |  |
| Note 1:                           | See Table 7-2 for the interrupt vecto | r list.  |  |

### FIGURE 7-1: PIC24F INTERRUPT VECTOR TABLE

## TABLE 7-1: TRAP VECTOR DETAILS

| Vector Number | IVT Address | AIVT Address | Trap Source        |
|---------------|-------------|--------------|--------------------|
| 0             | 000004h     | 000104h      | Reserved           |
| 1             | 000006h     | 000106h      | Oscillator Failure |
| 2             | 000008h     | 000108h      | Address Error      |
| 3             | 00000Ah     | 00010Ah      | Stack Error        |
| 4             | 00000Ch     | 00010Ch      | Math Error         |
| 5             | 00000Eh     | 00010Eh      | Reserved           |
| 6             | 000010h     | 000110h      | Reserved           |
| 7             | 000012h     | 000112h      | Reserved           |

### 7.3 Interrupt Control and Status Registers

The PIC24FJ128GA010 family devices implement a total of 29 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS4
- · IEC0 through IEC4
- IPC0 through IPC14, and IPC16
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a status bit which is set by the respective peripherals, or external signal, and is cleared via software.

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPC registers are used to set the Interrupt Priority Level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels. The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-2. For example, the INT0 (External Interrupt 0) is shown as having a vector number and a natural order priority of 0. Thus, the INT0IF status bit is found in IFS0<0>, the enable bit in IEC0<0> and the priority bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU control registers contain bits that control interrupt functionality. The CPU STATUS register (SR) contains the IPL<2:0> bits (SR<7:5>). These indicate the current CPU Interrupt Priority Level. The user may change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit, which together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

The interrupt controller has the Interrupt Controller Test Register (INTTREG) that displays the status of the interrupt controller. When an interrupt request occurs, its associated vector number and the new interrupt priority level are latched into INTTREG. This information can be used to determine a specific interrupt source if a generic ISR is used for multiple vectors, such as when ISR remapping is used in bootloader applications. It also could be used to check if another interrupt is pending while in an ISR.

All Interrupt registers are described in Register 7-1 through Register 7-30, in the following pages.

| R/W-0        | U-0   | U-0  | U-0              | U-0               | U-0              | U-0              | U-0   |  |  |  |
|--------------|---|--|------------------|-------------------|------------------|------------------|-------|--|--|--|
| NSTDIS       | _   | —  | _                |                   | —                | —                | —     |  |  |  |
| bit 15       |   |  |                  |                   |                  |                  | bit 8 |  |  |  |
|              |   |  |                  |                   |                  |                  |       |  |  |  |
| U-0          | U-0   | U-0  | R/W-0            | R/W-0             | R/W-0            | R/W-0            | U-0   |  |  |  |
| —            | —   | —  | MATHERR          | ADDRERR           | STKERR           | OSCFAIL          | —     |  |  |  |
| bit 7        |   |  |                  |                   |                  |                  | bit 0 |  |  |  |
| <u> </u>     |   |  |                  |                   |                  |                  |       |  |  |  |
| Legend:      | la hit                                      |  | - h:+            |                   | antad bit was    |                  |       |  |  |  |
| R = Readab   |   | W = Writable   |                  | •                 | nented bit, read |                  |       |  |  |  |
| -n = Value a | TPOR  | '1' = Bit is s∈  | et               | '0' = Bit is clea | ared             | x = Bit is unkno | wn    |  |  |  |
| bit 15       |   | www.unt.Nin.ntin.n   | Diachla hit      |                   |                  |                  |       |  |  |  |
| DIUTS        |   | STDIS: Interrupt Nesting Disable bit<br>= Interrupt nesting is disabled  |                  |                   |                  |                  |       |  |  |  |
|              | 0 = Interrupt r                             |  |                  |                   |                  |                  |       |  |  |  |
| bit 14-5     | Unimplemen                                  | •  |                  |                   |                  |                  |       |  |  |  |
| bit 4        | MATHERR: A                                  | Arithmetic Erro  | or Trap Status b | it                |                  |                  |       |  |  |  |
|              | 1 = Overflow trap has occurred              |  |                  |                   |                  |                  |       |  |  |  |
|              | 0 = Overflow                                | •  |                  |                   |                  |                  |       |  |  |  |
| bit 3        |   |  | Trap Status bit  |                   |                  |                  |       |  |  |  |
|              | $1 = \text{Address } \epsilon$              |  |                  |                   |                  |                  |       |  |  |  |
| bit 2        | 0 = Address e                               |  |                  |                   |                  |                  |       |  |  |  |
| DILZ         |   | STKERR: Stack Error Trap Status bit<br>1 = Stack error trap has occurred |                  |                   |                  |                  |       |  |  |  |
|              | 0 = Stack erro                              |  |                  |                   |                  |                  |       |  |  |  |
| bit 1        | OSCFAIL: Oscillator Failure Trap Status bit |  |                  |                   |                  |                  |       |  |  |  |
|              | 1 = Oscillator                              |  | -                |                   |                  |                  |       |  |  |  |
|              | 0 = Oscillator                              | failure trap ha  | as not occurred  |                   |                  |                  |       |  |  |  |
| bit 0        | Unimplemen                                  | ted: Read as   | '0'              |                   |                  |                  |       |  |  |  |
|              |   |  |                  |                   |                  |                  |       |  |  |  |

#### REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

### REGISTER 7-18: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

| U-0           | U-0   | U-0              | U-0            | U-0                                     | U-0              | U-0            | U-0            |  |
|---------------|---|------------------|----------------|---|------------------|----------------|----------------|--|
| —             | —   | —                | —              | —                                       | —                | _              | —              |  |
| bit 15        |   |                  |                |   |                  |                | bit 8          |  |
|               | <b>D</b> 444 4  | <b>D</b> 444 0   | <b>D</b> 444 A |   | <b>D</b> 444 4   | <b>D</b> 444 0 | <b>D</b> 444 0 |  |
| U-0           | R/W-1   | R/W-0            | R/W-0          | U-0                                     | R/W-1            | R/W-0          | R/W-0          |  |
| —             | AD1IP2  | AD1IP1           | AD1IP0         | —                                       | U1TXIP2          | U1TXIP1        | U1TXIP0        |  |
| bit 7         |   |                  |                |   |                  |                | bit 0          |  |
| Legend:       |   |                  |                |   |                  |                |                |  |
| R = Readabl   | e bit   | W = Writable     | bit            | U = Unimpler                            | mented bit, read | l as '0'       |                |  |
| -n = Value at | POR   | '1' = Bit is set |                | '0' = Bit is cleared x = Bit is unknown |                  |                | nown           |  |
| bit 15-7      | Unimplemer  | ted: Read as '   | 0'             |   |                  |                |                |  |
| bit 6-4       | <b>Unimplemented:</b> Read as '0'<br><b>AD1IP&lt;2:0&gt;:</b> A/D Conversion Complete Interrupt Priority bits<br>111 = Interrupt is Priority 7 (highest priority interrupt) |                  |                |   |                  |                |                |  |

|         | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|---------|--|
|         | •  |
|         | •  |
|         | •  |
|         | 001 = Interrupt is Priority 1                              |
|         | 000 = Interrupt source is disabled                         |
| bit 3   | Unimplemented: Read as '0'                                 |
| bit 2-0 | U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits     |
|         | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|         | •  |
|         |  |

•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

## 8.0 OSCILLATOR CONFIGURATION

| Note: | This data sheet summarizes the features of |  |  |  |  |  |  |
|-------|--|--|--|--|--|--|--|
|       | this group of PIC24F devices. It is not    |  |  |  |  |  |  |
|       | intended to be a comprehensive reference   |  |  |  |  |  |  |
|       | source. Refer to Section 6. "Oscillator"   |  |  |  |  |  |  |
|       | (DS39700) in the "PIC24F Family            |  |  |  |  |  |  |
|       | Reference Manual" for more information.    |  |  |  |  |  |  |

The oscillator system for PIC24FJ128GA010 family devices has the following features:

• A total of four external and internal oscillator options as clock sources, providing 11 different clock modes

- On-chip 4x PLL to boost internal operating frequency on select internal and external oscillator sources
- Software-controllable switching between various clock sources
- Software-controllable postscaler for selective clocking of CPU for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown

A simplified diagram of the oscillator system is shown in Figure 8-1.



#### FIGURE 8-1: PIC24FJ128GA010 FAMILY CLOCK DIAGRAM

| U-0                              | U-0                                  | U-0  | U-0             | U-0                                | U-0                | U-0                | U-0   |  |  |  |  |
|----------------------------------|--------------------------------------|--|-----------------|------------------------------------|--------------------|--------------------|-------|--|--|--|--|
| _                                |                                      | <u> </u>   |                 | <u> </u>                           | <u> </u>           | <u> </u>           |       |  |  |  |  |
| bit 15                           |                                      |  |                 |                                    |                    |                    | bit 8 |  |  |  |  |
|                                  |                                      |  |                 |                                    |                    |                    |       |  |  |  |  |
| U-0                              | U-0                                  | R/W-0  | R/W-0           | R/W-0                              | R/W-0              | R/W-0              | R/W-0 |  |  |  |  |
|                                  | —                                    | TUN5   | TUN4            | TUN3                               | TUN2               | TUN1               | TUN0  |  |  |  |  |
| bit 7                            |                                      |  |                 |                                    |                    |                    | bit 0 |  |  |  |  |
|                                  |                                      |  |                 |                                    |                    |                    |       |  |  |  |  |
| Legend:                          |                                      |  |                 |                                    |                    |                    |       |  |  |  |  |
| R = Readabl                      | le bit                               | W = Writable   | bit             | U = Unimplemented bit, read as '0' |                    |                    |       |  |  |  |  |
| -n = Value at POR '1' = Bit is s |                                      | '1' = Bit is set   |                 | '0' = Bit is cleared               |                    | x = Bit is unknown |       |  |  |  |  |
|                                  |                                      |  |                 |                                    |                    |                    |       |  |  |  |  |
| bit 15-6                         | Unimplemen                           | ted: Read as '   | 0'              |                                    |                    |                    |       |  |  |  |  |
| bit 5-0                          | <b>TUN&lt;5:0&gt;:</b> F             | TUN<5:0>: FRC Oscillator Tuning bits   |                 |                                    |                    |                    |       |  |  |  |  |
|                                  | 011111 <b>= Ma</b>                   | 011111 = Maximum frequency deviation   |                 |                                    |                    |                    |       |  |  |  |  |
|                                  | 011110 =                             | 011110 =   |                 |                                    |                    |                    |       |  |  |  |  |
|                                  | •                                    | •  |                 |                                    |                    |                    |       |  |  |  |  |
|                                  |                                      |  |                 |                                    |                    |                    |       |  |  |  |  |
|                                  | • 000001 =                           |  |                 |                                    |                    |                    |       |  |  |  |  |
|                                  |                                      | nter frequency.  | oscillator is r | unning at facto                    | ory calibrated fre | equency            |       |  |  |  |  |
|                                  | 111111 =                             | 000000 = Center frequency, oscillator is running at factory calibrated frequency<br>111111 = |                 |                                    |                    |                    |       |  |  |  |  |
|                                  | •                                    | •  |                 |                                    |                    |                    |       |  |  |  |  |
|                                  | •                                    |  |                 |                                    |                    |                    |       |  |  |  |  |
|                                  | •                                    |  |                 |                                    |                    |                    |       |  |  |  |  |
|                                  | 100001 =<br>100000 = Mi              | nimum frequen  | cy deviation    |                                    |                    |                    |       |  |  |  |  |
|                                  | 100000 = Minimum frequency deviation |  |                 |                                    |                    |                    |       |  |  |  |  |

## 8.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: Primary oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMD Configuration bits. While an application can switch to and from primary oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

### 8.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Flash Configuration Word 2 register must be programmed to '0'. (Refer to **Section 24.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled; it is held at '0' at all times.

#### 8.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) status bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for ten clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- The old clock source is turned off at this time with the exception of LPRC (if WDT or FSCM is enabled) or SOSC (if SOSCEN remains set).
  - Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
    - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

#### REGISTER 15-3: SPIxCON2: SPIx CONTROL REGISTER 2

| R/W-0         | R/W-0                               | R/W-0                              | U-0         | U-0              | U-0   | U-0             | U-0    |  |  |  |  |
|---------------|-------------------------------------|------------------------------------|-------------|------------------|-------|-----------------|--------|--|--|--|--|
| FRMEN         | SPIFSD                              | SPIFPOL                            | _           | _                | _     | _               | _      |  |  |  |  |
| bit 15        |                                     |                                    |             |                  |       |                 | bit 8  |  |  |  |  |
|               |                                     |                                    |             |                  |       |                 |        |  |  |  |  |
| U-0           | U-0                                 | U-0                                | U-0         | U-0              | U-0   | R/W-0           | R/W-0  |  |  |  |  |
| _             | <u> </u>                            |                                    | _           |                  | _     | SPIFE           | SPIBEN |  |  |  |  |
| bit 7         |                                     |                                    |             |                  |       |                 | bit 0  |  |  |  |  |
|               |                                     |                                    |             |                  |       |                 |        |  |  |  |  |
| Legend:       |                                     |                                    |             |                  |       |                 |        |  |  |  |  |
| R = Readable  |                                     | W = Writable b                     | Dit         | U = Unimpler     |       |                 |        |  |  |  |  |
| -n = Value at | POR                                 | '1' = Bit is set                   |             | '0' = Bit is cle | ared  | x = Bit is unki | nown   |  |  |  |  |
|               |                                     |                                    |             |                  |       |                 |        |  |  |  |  |
| bit 15        |                                     | FRMEN: Framed SPIx Support bit     |             |                  |       |                 |        |  |  |  |  |
|               |                                     | 1 = Framed SPIx support is enabled |             |                  |       |                 |        |  |  |  |  |
|               |                                     | SPIx support is c                  |             |                  |       |                 |        |  |  |  |  |
| bit 14        |                                     | me Sync Pulse I                    |             | ntrol on SSx Pi  | n bit |                 |        |  |  |  |  |
|               | 1 = Frame sync pulse input (slave)  |                                    |             |                  |       |                 |        |  |  |  |  |
|               |                                     | nc pulse output                    | . ,         |                  |       |                 |        |  |  |  |  |
| bit 13        |                                     | ame Sync Pulse                     |             | (Frame mode o    | only) |                 |        |  |  |  |  |
|               | 1 = Frame sync pulse is active-high |                                    |             |                  |       |                 |        |  |  |  |  |
|               |                                     | nc pulse is activ                  |             |                  |       |                 |        |  |  |  |  |
| bit 12-2      | -                                   | ted: Read as '0                    |             |                  |       |                 |        |  |  |  |  |
| bit 1         |                                     | e Sync Pulse Eo                    | •           |                  |       |                 |        |  |  |  |  |
|               |                                     | nc pulse coincio                   |             |                  |       |                 |        |  |  |  |  |
|               |                                     | nc pulse precec                    |             | it clock         |       |                 |        |  |  |  |  |
| bit 0         |                                     | nanced Buffer E                    |             |                  |       |                 |        |  |  |  |  |
|               |                                     | d Buffer is enabl                  |             |                  |       |                 |        |  |  |  |  |
|               | 0 = Enhanced                        | d Buffer is disab                  | led (Legacy | mode)            |       |                 |        |  |  |  |  |

















© 2005-2012 Microchip Technology Inc.

## REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

| bit 3 | S: Start bit   |
|-------|--|
|       | <ul> <li>1 = Indicates that a Start (or Repeated Start) bit has been detected last</li> <li>0 = Start bit was not detected last</li> </ul>   |
|       | Hardware is set or clear when Start, Repeated Start or Stop is detected.   |
| bit 2 | <b>R/W</b> : Read/Write bit Information (when operating as I <sup>2</sup> C slave)   |
|       | <ul> <li>1 = Read – indicates data transfer is output from slave</li> <li>0 = Write – indicates data transfer is input to slave</li> <li>Hardware is set or clear after reception of an I<sup>2</sup>C device address byte.</li> </ul>                   |
| bit 1 | RBF: Receive Buffer Full Status bit  |
|       | <ul> <li>1 = Receive is complete, I2CxRCV is full</li> <li>0 = Receive is not complete, I2CxRCV is empty</li> <li>Hardware is set when I2CxRCV is written with the received byte. Hardware is clear when the software reads</li> <li>I2CxRCV.</li> </ul> |
| bit 0 | TBF: Transmit Buffer Full Status bit   |
|       | <ul> <li>1 = Transmit is in progress, I2CxTRN is full</li> <li>0 = Transmit is complete, I2CxTRN is empty</li> <li>Hardware is set when the software writes to I2CxTRN. Hardware is clear at the completion of data transmission.</li> </ul>             |

#### 19.1.4 **RTCVAL REGISTER MAPPINGS**

### REGISTER 19-4: YEAR: YEAR VALUE REGISTER<sup>(1)</sup>

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      |     | —   | _   | —   | —   | —   | —     |
| bit 15 |     |     | -   |     |     |     | bit 8 |
|        |     |     |     |     |     |     |       |

| R/W-x  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| YRTEN3 | YRTEN2 | YRTEN1 | YRTEN0 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

## l egend.

| Legenu.                           |                  |                        |                                    |  |  |
|-----------------------------------|------------------|------------------------|------------------------------------|--|--|
| R = Readable bit W = Writable bit |                  | U = Unimplemented bit, | U = Unimplemented bit, read as '0' |  |  |
| -n = Value at POR                 | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown                 |  |  |

bit 15-8 Unimplemented: Read as '0'

bit 7-4 YRTEN<3:0:> Binary Coded Decimal Value of Year's Tens Digit; Contains a value from 0 to 9

bit 3-0 YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit; Contains a value from 0 to 9

**Note 1:** A write to the YEAR register is only allowed when RTCWREN = 1.

#### REGISTER 19-5: MTHDY: MONTH AND DAY VALUE REGISTER<sup>(1)</sup>

| U-0    | U-0 | U-0 | R/W-x   | R/W-x   | R/W-x   | R/W-x   | R/W-x   |
|--------|-----|-----|---------|---------|---------|---------|---------|
|        | —   | —   | MTHTEN0 | MTHONE3 | MTHONE2 | MTHONE1 | MTHONE0 |
| bit 15 |     |     |         |         |         |         | bit 8   |

| U-0   | U-0 | R/W-x   | R/W-x   | R/W-x   | R/W-x   | R/W-x   | R/W-x   |
|-------|-----|---------|---------|---------|---------|---------|---------|
| —     | —   | DAYTEN1 | DAYTEN0 | DAYONE3 | DAYONE2 | DAYONE1 | DAYONE0 |
| bit 7 |     |         |         |         |         |         | bit 0   |

| Legend:           |                  |                             |                    |  |
|-------------------|------------------|-----------------------------|--------------------|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | as '0'             |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |  |

Unimplemented: Read as '0' bit 15-13

bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; Contains a value of 0 or 1

bit 11-8 MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; Contains a value from 0 to 9 bit 7-6

Unimplemented: Read as '0'

bit 5-4 DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; Contains a value from 0 to 3

bit 3-0 DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; Contains a value from 0 to 9

**Note 1:** A write to this register is only allowed when RTCWREN = 1.



### 20.3 User Interface

#### 20.3.1 DATA INTERFACE

To start serial shifting, a '1' must be written to the CRCGO bit.

The module incorporates a FIFO that is 8-deep when PLEN<3:0> (CRCCON<3:0>) > 7 and 16-deep otherwise. The data for which the CRC is to be calculated must first be written into the FIFO. The smallest data element that can be written into the FIFO is one byte. For example, if PLEN = 5, then the size of the data is PLEN + 1 = 6. The data must be written as follows:

data[5:0] = crc\_input[5:0]

#### data[7:6] = `bxx

Once data is written into the CRCWDAT MSb (as defined by PLEN), the value of the VWORD<4:0> bits (CRCCON<12:8>) increment by one. The serial shifter starts shifting data into the CRC engine when CRCGO = 1 and VWORD > 0. When the MSb is shifted out, VWORD decrements by one. The serial shifter continues shifting until the VWORD reaches 0. Therefore, for a given value of PLEN, it will take (PLEN<3:0> + 1)/2 x VWORD number of clock cycles to complete the CRC calculations.

When VWORD reaches 8 (or 16), the CRCFUL bit will be set. When VWORD reaches 0, the CRCMPT bit will be set.

To continually feed data into the CRC engine, the recommended mode of operation is to initially "prime" the FIFO with a sufficient number of words, so no interrupt is generated before the next word can be written. Once that is done, start the CRC by setting the CRCGO bit to '1'. From that point onward, the VWORD bits should be polled. If they read less than 8 or 16, another word can be written into the FIFO.

To empty words already written into a FIFO, the CRCGO bit must be set to '1' and the CRC shifter allowed to run until the CRCMPT bit is set.

Also, to get the correct CRC reading, it will be necessary to wait for the CRCMPT bit to go high before reading the CRCWDAT register.

If a word is written when the CRCFUL bit is set, the VWORD Pointer will roll over to 0. The hardware will then behave as if the FIFO is empty. However, the condition to generate an interrupt will not be met; therefore, no interrupt will be generated (see Section 20.3.2 "Interrupt Operation").

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

#### 20.3.2 INTERRUPT OPERATION

When VWORD<4:0> make a transition from a value of '1' to '0', an interrupt will be generated.

#### REGISTER 21-3: AD1CON3: A/D CONTROL REGISTER 3

| R/W-0      | U-0                          | U-0              | R/W-0        | R/W-0             | R/W-0            | R/W-0           | R/W-0 |  |  |
|------------|------------------------------|------------------|--------------|-------------------|------------------|-----------------|-------|--|--|
| ADRC       |                              |                  | SAMC4        | SAMC3             | SAMC2            | SAMC1           | SAMC0 |  |  |
| bit 15     |                              | · ·              |              | •                 |                  | ÷               | bit 8 |  |  |
|            |                              |                  |              |                   |                  |                 |       |  |  |
| R/W-0      | R/W-0                        | R/W-0            | R/W-0        | R/W-0             | R/W-0            | R/W-0           | R/W-0 |  |  |
| ADCS7      | ADCS6                        | ADCS5            | ADCS4        | ADCS3             | ADCS2            | ADCS1           | ADCS0 |  |  |
| bit 7      |                              |                  |              |                   |                  |                 | bit 0 |  |  |
|            |                              |                  |              |                   |                  |                 |       |  |  |
| Legend:    |                              |                  |              |                   |                  |                 |       |  |  |
| R = Reada  | ble bit                      | W = Writable bi  | t            | U = Unimplen      | nented bit, read | l as '0'        |       |  |  |
| -n = Value | at POR                       | '1' = Bit is set |              | '0' = Bit is clea | ared             | x = Bit is unkn | iown  |  |  |
|            |                              |                  |              |                   |                  |                 |       |  |  |
| bit 15     | ADRC: A/D C                  | Conversion Clock | Source bit   |                   |                  |                 |       |  |  |
|            | 1 = A/D inter                | nal RC clock     |              |                   |                  |                 |       |  |  |
|            | 0 = Clock is                 | derived from the | system clock | ζ.                |                  |                 |       |  |  |
| bit 14-13  | Unimplemen                   | ted: Read as '0' |              |                   |                  |                 |       |  |  |
| bit 12-8   | SAMC<4:0>:                   | Auto-Sample Tin  | ne bits      |                   |                  |                 |       |  |  |
|            | 11111 <b>= 31 7</b>          | ĀD               |              |                   |                  |                 |       |  |  |
|            | ••••                         |                  |              |                   |                  |                 |       |  |  |
|            | 00001 = 1 TA                 |                  |              |                   |                  |                 |       |  |  |
|            |                              | D (not recommer  |              |                   |                  |                 |       |  |  |
| bit 7-0    |                              | A/D Conversion   | Clock Select | bits              |                  |                 |       |  |  |
|            | 11111111                     | Deserved         |              |                   |                  |                 |       |  |  |
|            | ••••• = Reserved<br>01000000 |                  |              |                   |                  |                 |       |  |  |
|            | 00111111 =                   | 64 * Tcy         |              |                   |                  |                 |       |  |  |
|            | 00111111                     |                  |              |                   |                  |                 |       |  |  |
|            | • • • • •                    |                  |              |                   |                  |                 |       |  |  |
|            | 00000001 =                   | 2 * Tcy          |              |                   |                  |                 |       |  |  |

## 24.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. Refer to Section 32. "High-Level Device Integration" (DS39719) in the "PIC24F Family Reference Manual" for more information.

PIC24FJ128GA010 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- In-Circuit Emulation

## 24.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped, starting at program memory location, F80000h. A complete list is shown in Table 24-1. A detailed explanation of the various bit functions is provided in Register 24-1 through Register 24-4.

Note that address, F80000h, is beyond the user program memory space. In fact, it belongs to the configuration memory space (800000h-FFFFFFh), which can only be accessed using table reads and table writes.

#### 24.1.1 CONSIDERATIONS FOR CONFIGURING PIC24FJ128GA010 FAMILY DEVICES

In PIC24FJ128GA010 family devices, the configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the two words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 24-1. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among five locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

| Note: | Configuration data is reloaded on all types |
|-------|---|
|       | of device Resets.                           |

## TABLE 24-1:FLASH CONFIGURATION<br/>WORD LOCATIONS

| Device       | Configuration Word<br>Addresses |         |  |  |  |
|--------------|---------------------------------|---------|--|--|--|
|              | 1                               | 2       |  |  |  |
| PIC24FJ64GA  | 00ABFEh                         | 00ABFCh |  |  |  |
| PIC24FJ96GA  | 00FFFEh                         | 00FFFCh |  |  |  |
| PIC24FJ128GA | 0157FEh                         | 0157FCh |  |  |  |

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The Configuration bits are reloaded from the Flash Configuration Word on any device Reset.

The upper byte of both Flash Configuration Words in program memory should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

NOTES: