

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	16MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	69
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj64ga008t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Function		Pin Number			Input	Description
Function	64-Pin	80-Pin	100-Pin	I/O	Buffer	Description
RG0		75	90	I/O	ST	PORTG Digital I/O.
RG1	_	74	89	I/O	ST	
RG2	37	47	57	I/O	ST	
RG3	36	46	56	I/O	ST	
RG6	4	6	10	I/O	ST	
RG7	5	7	11	I/O	ST	
RG8	6	8	12	I/O	ST	
RG9	8	10	14	I/O	ST	
RG12	_	—	96	I/O	ST	
RG13	_	—	97	I/O	ST	
RG14	_	—	95	I/O	ST	
RG15	_	—	1	I/O	ST	
RTCC	42	54	68	0	_	Real-Time Clock Alarm Output.
SCK1	35	45	55	0	_	SPI1 Serial Clock Output.
SCK2	4	6	10	I/O	ST	SPI2 Serial Clock Output.
SCL1	37	47	57	I/O	l ² C	I2C1 Synchronous Serial Clock Input/Output.
SCL2	32	52	58	I/O	l ² C	I2C2 Synchronous Serial Clock Input/Output.
SDA1	36	46	56	I/O	I ² C	I2C1 Data Input/Output.
SDA2	31	53	59	I/O	l ² C	I2C2 Data Input/Output.
SDI1	34	44	54	I	ST	SPI1 Serial Data Input.
SDI2	5	7	11	I	ST	SPI2 Serial Data Input.
SDO1	33	43	53	0	_	SPI1 Serial Data Output.
SDO2	6	8	12	0	_	SPI2 Serial Data Output.
SOSCI	47	59	73	I	ANA	Secondary Oscillator/Timer1 Clock Input.
SOSCO	48	60	74	0	ANA	Secondary Oscillator/Timer1 Clock Output.
SS1	14	18	23	I/O	ST	Slave Select Input/Frame Select Output (SPI1).
SS2	8	10	14	I/O	ST	Slave Select Input/Frame Select Output (SPI2).
T1CK	48	60	74	I	ST	Timer1 Clock.
T2CK		4	6	I	ST	Timer2 External Clock Input.
T3CK		_	7	I	ST	Timer3 External Clock Input.
T4CK	_	5	8	I	ST	Timer4 External Clock Input.
T5CK	_	—	9	I	ST	Timer5 External Clock Input.
TCK	27	33	38	I	ST	JTAG Test Clock/Programming Clock Input.
TDI	28	34	60	I	ST	JTAG Test Data/Programming Data Input.
TDO	24	14	61	0	—	JTAG Test Data Output.
TMS	23	13	17	I	ST	JTAG Test Mode Select Input.

TABLE 1-2: PIC24FJ128GA010 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer, ST = Schmitt Trigger input buffer, ANA = Analog level input/output, $l^2C^{TM} = l^2C/SMB$ us input buffer

TABLE 4-11: UART1 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN		USIDL	IREN	RTSMD		UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U1STA	0222	UTXISEL1	TXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	_	_	_	_	_				Trans	smit Registe	er				xxxx
U1RXREG	0226	_	Receive Register 000								0000							
U1BRG	0228		Baud Rate Generator Prescaler 0000									0000						

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: UART2 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN		USIDL	IREN	RTSMD		UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U2STA	0232	UTXISEL1	TXINV	UTXISEL0	-	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_	_	_	-	_	_	_				Trans	smit Registe	۲				xxxx
U2RXREG	0236	_	_	_	-	_	_	_				Rece	eive Registe	r				0000
U2BRG	0238		Baud Rate Generator Prescaler 0000									0000						

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: SPI1 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	—	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI1CON1	0242		_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI1CON2	0244	FRMEN	SPIFSD	SPIFPOL	_	_	_	_	_	_	_	_	_	_	_	SPIFE	SPIBEN	0000
SPI1BUF	0248							SPI1	Transmit an	d Receive I	Buffer							0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-14: SPI2 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT	0260	SPIEN		SPISIDL	_		SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_		DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI2CON2	0264	FRMEN	SPIFSD	SPIFPOL	_	_	_	_	_	_	_	_			_	SPIFE	SPIBEN	0000
SPI2BUF	0268							SPI2	Transmit an	ld Receive I	Buffer							0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.2.5 SOFTWARE STACK

In addition to its use as a working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer. The pointer always points to the first available free word and grows from lower to higher addresses. It predecrements for stack pops and postincrements for stack pushes, as shown in Figure 4-4. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.

The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address, 2000h, in RAM, initialize the SPLIM with the value, 1FFEh.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-4: CALL STACK FRAME

4.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit wide program space and 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24F architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

4.3.1 ADDRESSING PROGRAM SPACE

REGISTER	<i>i</i> - <i>i</i>	INTERRUPT									
U-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0				
—	—	PMPIF	—	—	_	OC5IF	_				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0				
IC5IF	IC4IF	IC3IF	—	—	—	SPI2IF	SPF2IF				
bit 7							bit 0				
Legend:											
R = Readabl		W = Writable									
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown											
bit 15-14	Unimplomon	ted. Dood op '	o'								
bit 13	•	i ted: Read as 'i llel Master Port		a Status hit							
DIL 15				y Status Dit							
		1 = Interrupt request has occurred0 = Interrupt request has not occurred									
bit 12-10	Unimplemen	ted: Read as '	0'								
bit 9	OC5IF: Output	ut Compare Ch	annel 5 Interr	upt Flag Status	s bit						
		request has occ									
	-	request has not									
bit 8	•	ted: Read as '									
bit 7	•	Capture Channe	•	-lag Status bit							
		request has occ request has not									
bit 6	•	Capture Channe		Flag Status bit							
	•	request has occ	•	- 3							
	0 = Interrupt	request has not	occurred								
bit 5	IC3IF: Input C	Capture Channe	el 3 Interrupt I	Flag Status bit							
		request has occ									
h:+ 4 0	•	request has not									
bit 4-2 bit 1	-	Unimplemented: Read as '0' SPI2IF: SPI2 Event Interrupt Flag Status bit									
		request has occ	-	JIL							
		request has not									
bit 0		2 Fault Interrup		oit							
		request has occ									
	0 = Interrupt	request has not	occurred								

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	_
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE
bit 7				ONIE	OMIL	MILOTIL	bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at I	POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	U2TXIE: UAF	RT2 Transmitte	r Interrupt Ena	able bit			
		request is enat					
L:1 4 4	•	request is not e		- 1-14			
bit 14		RT2 Receiver li request is enat	•	e dit			
		request is enaction request is not e					
bit 13		nal Interrupt 2					
		request is enat request is not e					
bit 12	•	Interrupt Enab					
		request is enat					
	0 = Interrupt	request is not e	enabled				
bit 11		Interrupt Enab					
		request is enat request is not e					
bit 10		ut Compare Ch		upt Enable bit			
	1 = Interrupt	request is enab	oled				
	•	request is not e					
bit 9	•	ut Compare Ch		upt Enable bit			
		request is enat request is not e					
bit 8-5	-	ited: Read as '					
bit 4	•	rnal Interrupt 1					
		request is enab					
	0 = Interrupt	request is not e	enabled				
bit 3	CNIE: Input C	Change Notifica	ation Interrupt	Enable bit			
	•	request is enab					
bit 2	-	request is not e arator Interrupt					
	-	request is enab					
	•	request is not e					
bit 1		ster I2C1 Ever	-	able bit			
		request is enat request is not e					
bit 0	-	ve I2C1 Event		ole bit			
		request is enat	-				
		request is not e					

REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

REGISTER 7-25: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	—	—	—	—	—	_				
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
_	OC5IP2	OC5IP1	OC5IP0	—	—	—	—				
bit 7					•		bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown							
bit 15-7	Unimplemen	ted: Read as '	0'								
bit 6-4	OC5IP<2:0>:	Output Compa	are Channel 5	Interrupt Prior	ity bits						
	111 = Interru	pt is Priority 7 (highest priori	ty interrupt)							
	•										
	•										
	•										
	001 = Interru										
	000 = Interru	pt source is dis	abled								
bit 3-0	Unimplemen	ted: Read as '	0'								

REGISTER 7-26: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	_		—	—	_	—	
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
—	PMPIP2	PMPIP1	PMPIP0	—	—	—	—	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-7	Unimplemen	ted: Read as '	0'					
bit 6-4		Parallel Maste						

	111 = Interrupt is Priority 7 (highest priority inte
	•
	•
	001 = Interrupt is Priority 1
	000 = Interrupt source is disabled
bit 3-0	Unimplemented: Read as '0'

8.0 OSCILLATOR CONFIGURATION

Note:	This data sheet summarizes the features of
	this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. Refer to Section 6. "Oscillator"
	(DS39700) in the "PIC24F Family
	Reference Manual" for more information.

The oscillator system for PIC24FJ128GA010 family devices has the following features:

• A total of four external and internal oscillator options as clock sources, providing 11 different clock modes

- On-chip 4x PLL to boost internal operating frequency on select internal and external oscillator sources
- Software-controllable switching between various clock sources
- Software-controllable postscaler for selective clocking of CPU for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown

A simplified diagram of the oscillator system is shown in Figure 8-1.




FIGURE 8-1: PIC24FJ128GA010 FAMILY CLOCK DIAGRAM

9.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. Refer to Section 10. Power-Saving Features" (DS39698) in the "PIC24F Family Reference Manual" for more information.

The PIC24FJ128GA010 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software-Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

9.1 Clock Frequency and Clock Switching

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 8.0** "**Oscillator Configuration**".

9.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 9-1.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

9.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items, such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- On any interrupt source that is individually enabled
- On any form of device Reset
- On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV#SLEEP_MODE ; Put the device into SLEEP mode PWRSAV#IDLE_MODE ; Put the device into IDLE mode

10.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

10.2 Configuring Analog Port Pins

The use of the AD1PCFG and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

10.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be a NOP.

10.2.2 ANALOG INPUT PINS AND VOLTAGE CONSIDERATIONS

The voltage tolerance of pins used as device inputs is dependent on the pin's input function. Pins that are used as digital only inputs are able to handle DC voltages up to 5.5V, a level typical for digital logic circuits. In contrast, pins that also have analog input functions of any kind can only tolerate voltages up to VDD. On these pins, voltage excursions beyond VDD are always to be avoided. Table 10-1 summarizes the input capabilities. Refer to **Section 27.1 "DC Characteristics"** for more details.

Note: For easy identification, the pin diagrams at the beginning of this data sheet also indicate 5.5V tolerant pins with dark grey shading.

Port or Pin	Tolerated Input	Description
PORTA<10:9>	Vdd	Only VDD input
PORTB<15:0>		levels are tolerated.
PORTC<15:12>		
PORTA<15:14>	5.5V	Tolerates input
PORTA<7:0>		levels above VDD,
PORTC<4:1>		useful for most standard logic.
PORTD<15:0>		Standard logic.
PORTE<9:0>		
PORTF<13:12>		
PORTF<8:0>		
PORTG<15:12>		
PORTG<9:6>	1	
PORTG<3:0>	1	

TABLE 10-1: INPUT VOLTAGE LEVELS⁽¹⁾

Note 1: Not all port pins shown here are implemented on 64-pin and 80-pin devices. Refer to Section 1.0 "Device Overview" to confirm which ports are available in specific devices.

EXAMPLE 10-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, W0
MOV	W0, TRISBB
NOP	
btss	PORTB, #13

- ; Configure PORTB<15:8> as inputs
 ; and PORTB<7:0> as outputs
- ; Delay 1 cycle
- ; Next Instruction

REGISTER 14-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	OCSIDL	_	—	—	_	—
bit 15							bit 8

U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	OCFLT ⁽¹⁾	OCTSEL ⁽¹⁾	OCM2	OCM1	OCM0
bit 7							bit 0

Legend:	HC = Hardware Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare x Module Stop in Idle Control bit 1 = Output capture x will halt in CPU Idle mode 0 = Output capture x will continue to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit ⁽¹⁾
	 1 = PWM Fault condition has occurred (cleared in HW only) 0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111)
bit 3	OCTSEL: Output Compare x Timer Select bit ⁽¹⁾
	 1 = Timer3 is the clock source for output Compare x 0 = Timer2 is the clock source for output Compare x
bit 2-0	OCM<2:0>: Output Compare x Mode Select bits 111 = PWM mode on OCx, Fault pin is enabled ⁽²⁾ 110 = PWM mode on OCx, Fault pin is disabled ⁽²⁾ 101 = Initialize the OCx pin low, generate continuous output pulses on the OCx pin 100 = Initialize the OCx pin low, generate single output pulse on the OCx pin 011 = Compare event toggles OCx pin 010 = Initialize the OCx pin high, a compare event forces the OCx pin low 001 = Initialize the OCx pin low, a compare event forces the OCx pin high 000 = Output compare channel is disabled
Note 1:	Refer to the device data sheet for specific time bases available to the output compare module.

2: The OCFA pin controls the OC1-OC4 channels; OCFB pin controls the OC5 channel.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—	—	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾			
oit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0			
pit 7							bit			
_egend:										
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkn	iown			
oit 15-13	Unimplemen	ted: Read as '	0'							
oit 12	-			er modes only)						
			-	functions as a						
	0 = Internal S	SPI clock is en	abled							
bit 11	DISSDO: Dis	able SDOx pin	bit							
				the pin functio	ns as an I/O					
		n is controlled	•							
bit 10		ord/Byte Comn								
		ication is word	• • •)						
oit 9		ata Input Sam								
Dit 9	Master mode		bie i nase bit							
			t the end of da	ata output time						
				data output tir						
	<u>SIave mode:</u>	cleared when	SPIx is used i	n Slave mode.						
bit 8		ock Edge Sele		n olave mode.						
		•		on from active	clock state to lo	lle clock state (see bit 6)			
					ock state to acti					
bit 7	SSEN: Slave	Select Enable	bit (Slave mo	de)						
		s used for Slav								
		$0 = \overline{SSx}$ pin is not used by module; pin is controlled by port function								
bit 6		Polarity Select								
			-	ve state is a lo						
bit 5		ter Mode Enat		e state is a hig	in ievei					
	1 = Master m		DIE DIL							
	0 = Slave mo									
bit 4-2		Secondary Pre	escale bits (Ma	aster mode)						
		dary prescale '	-	,						
		dary prescale 2								
	 000 = Seco nd	dary prescale 8	3:1							
oit 1-0	PPRE<1:0>:	Primary Presc	ale bits (Maste	er mode)						
	11 = Primary									
	10 = Primary									
	01 = Primary									
	00 = Primary	DIESCALE 04.								

SPI modes (FRMEN = 1).

REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	 ACKDT: Acknowledge Data bit (When operating as an I²C master; applicable during master receive.) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	 ACKEN: Acknowledge Sequence Enable bit (When operating as an I²C master; applicable during master receive.) 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits the ACKDT data bit. Hardware is clear at the end of the master Acknowledge sequence. 0 = Acknowledge sequence is not in progress
bit 3	 RCEN: Receive Enable bit (when operating as an I²C master) 1 = Enables Receive mode for I²C. Hardware is clear at the end of the eighth bit of the master receive data byte. 0 = Receive sequence is not in progress
bit 2	 PEN: Stop Condition Enable bit (when operating as an I²C master) 1 = Initiates Stop condition on SDAx and SCLx pins. Hardware is clear at the end of the master Stop sequence. 0 = Stop condition is not in progress
bit 1	 RSEN: Repeated Start Condition Enable bit (when operating as an I²C master) 1 = Initiates Repeated Start condition on SDAx and SCLx pins. Hardware is clear at the end of the master Repeated Start sequence. 0 = Repeated Start condition is not in progress
bit 0	 SEN: Start Condition Enable bit (when operating as an I²C master) 1 = Initiates Start condition on SDAx and SCLx pins. Hardware is clear at the end of the master Start sequence. 0 = Start condition is not in progress

R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB			_	CH0SB3	CH0SB2	CH0SB1	CH0SB0
bit 15		·					bit 8
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA	—	_	_	CH0SA3	CH0SA2	CH0SA1	CH0SA0
bit 7							bit (
Legend:							
R = Reada	ble bit	W = Writable b	oit	U = Unimplem	nented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
	1111 = Chan 1110 = Chan 0001 = Chan	: Channel 0 Pos nel 0 positive inp nel 0 positive inp nel 0 positive inp nel 0 positive inp	out is AN15 out is AN14 out is AN14		·		
bit 7	1 = Channel (nnel 0 Negative 0 negative input 0 negative input	is AN1	for MUX A Multip	blexor Setting bi	it	
bit 6-4	Unimplemen	ted: Read as '0	1				
bit 3-0	1111 = Chan	: Channel 0 Pos nel 0 positive inp nel 0 positive inp	out is AN15 out is AN14	elect for MUX A I	Multiplexor Setti	ng bits	

REGISTER 21-4: AD1CHS: A/D INPUT SELECT REGISTER

_	C2EVT					
		C1EVT	C2EN	C1EN	C2OUTEN	C10UTEN
						bit 8
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C10UT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS
						bit 0
	<u> </u>					
					(0)	
		it	•			
POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
	in Idle Mede bit					
•				at a second sints		a atill an abla d
				iot generate inte	errupts; module	is suil enabled
		•				
-						
1 = Compara	tor output chang	ed states				
0 = Compara	tor output did no	ot change state	es			
C1EVT: Comp	parator 1 Event I	oit				
	•	C C	es			
•		bit				
•						
		bit				
•						
•						
C2OUTEN: C	omparator 2 Ou	tput Enable bi	t			
	•					
-	-					
		-				
-	-		oulput pau			
		L DIL				
0 = C2 VIN+ <	< C2 VIN-					
		hit				
0 = C1 VIN+ -	< C1 VIN-					
	e bit POR CMIDL: Stop 1 = When the 0 = Continue Unimplement C2EVT: Comp 1 = Compara 0 = Compara 0 = Compara C1EVT: Comp 1 = Compara 0 = Compara 1 = Compara 0 = Compara 0 = Compara 0 = Compara 0 = Compara 0 = Compara 1 = Compara 0 = Compara 0 = Compara 0 = Compara 1 = Compara 0 = C2 VIN+	C = Clearablee bitW = Writable bPOR'1' = Bit is setCMIDL: Stop in Idle Mode bit1 = When the device enters Id0 = Continues normal moduleUnimplemented: Read as '0'C2EVT: Comparator 2 Event B1 = Comparator output chang0 = Comparator output did notC1EVT: Comparator 1 Event B1 = Comparator output chang0 = Comparator output did notC1EVT: Comparator 2 Enable1 = Comparator output did notC2EN: Comparator 2 Enable1 = Comparator is enabled0 = Comparator is enabled0 = Comparator is disabledC1EN: Comparator 1 Enable1 = Comparator is disabledC2OUTEN: Comparator 2 Output1 = Comparator output is driv0 = Comparator output is driv0 = Comparator output is notC1OUTEN: Comparator 2 Output1 = Comparator output is notC2OUTEN: Comparator 2 Output1 = Comparator output is notC2OUTEN: Comparator 2 Output1 = Comparator output is notC2OUTEN: Comparator 2 Output1 = C2 VIN+ > C2 VIN-0 = C2 VIN+ < C2 VIN-	C = Clearable bite bitW = Writable bitPOR'1' = Bit is setCMIDL: Stop in Idle Mode bit1 = When the device enters Idle mode, the0 = Continues normal module operation in IUnimplemented: Read as '0'C2EVT: Comparator 2 Event bit1 = Comparator output changed states0 = Comparator output did not change stateCIEVT: Comparator 1 Event bit1 = Comparator output did not change states0 = Comparator is enabled0 = Comparator is disabledC2OUTEN: Comparator 1 Enable bit1 = Comparator is disabledC2OUTEN: Comparator 2 Output Enable bit1 = Comparator output is driven on the outp0 = Comparator output is not driven on the0 = Comparator output is not driven on the0 = Comparator output is not driven on the0 = COUTEN: Comparator 2 Output Enable bit1 = Comparator output is not driven on the0 = C2 VIN+ > C2 VIN-0 = C2 VIN+ > C2 VIN-0 = C2 VIN+ > C2 VIN-1 = C2 VIN+ > C2 VIN-1 = C2 VIN+ > C2 VIN-1 = C1 VIN+ > C1 VIN-0 = C1 VIN+ > C1 VIN-	C = Clearable bit e bit W = Writable bit U = Unimplen POR '1' = Bit is set '0' = Bit is clear CMIDL: Stop in Idle Mode bit 1 = When the device enters Idle mode, the module does r 0 = Continues normal module operation in Idle mode Unimplemented: Read as '0' C2EVT: Comparator 2 Event bit 1 = Comparator output changed states 0 = Comparator output did not change states C1EVT: Comparator 1 Event bit 1 = Comparator output did not change states C2EN: Comparator 2 Enable bit 1 = Comparator output did not change states C2EN: Comparator 2 Enable bit 1 = Comparator is enabled 0 = Comparator is enabled 0 = Comparator is disabled C2OUTEN: Comparator 2 Output Enable bit 1 = Comparator output is driven on the output pad 0 = Comparator output is not driven on the output pad 0 = Comparator output is not driven on the output pad 0 = Comparator 2 Output Enable bit 1 = Comparator output is driven on the output pad 0 = Comparator 2 Output bit When C2INV = 0: 1 = C2 VIN+ > C2 VIN- 0 = C2 VIN+ < C2 VIN- 0 = C2 VIN+ < C2 VIN- 1 = C2 VIN+ < C2 VIN- 1 = C2 VIN+ < C2 VIN- 1 = C1 VIN+ < C1 VIN- 0 = C1 VIN+ > C1 VIN-	C = Clearable bit e bit W = Writable bit U = Unimplemented bit, read POR '1' = Bit is set '0' = Bit is cleared CMIDL: Stop in Idle Mode bit 1 = When the device enters Idle mode, the module does not generate inter 0 = Continues normal module operation in Idle mode Unimplemented: Read as '0' C2EVT: Comparator 2 Event bit 1 = Comparator output changed states 0 = Comparator output changed states 0 = Comparator output changed states 0 = Comparator output did not change states CEN: Comparator 1 Event bit 1 = Comparator output did not change states CEN: Comparator 2 Enable bit 1 = Comparator is enabled 0 0 = Comparator is disabled C2OUTEN: Comparator 1 Enable bit 1 = Comparator is disabled C2OUTEN: Comparator 2 Output Enable bit 1 = Comparator output is driven on the output pad 0 0 = Comparator output is not driven on the output pad 0 = Comparator output is driven on the output pad 0 = Comparator output is driven on the output pad 0 = Comparator Output is not driven on the output pad 0 = Comparator Output is driven on the output pad <	C = Clearable bit c = VW = Writable bit POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkn CMIDL: Stop in Idle Mode bit 1 = When the device enters Idle mode, the module does not generate interrupts; module i 0 = Continues normal module operation in Idle mode Unimplemented: Read as '0' C2EVT: Comparator 2 Event bit 1 = Comparator output changed states 0 = Comparator output changed states 0 = Comparator output did not change states C2EN: Comparator 2 Enable bit 1 = Comparator is enabled 0 = Comparator is enabled 0 = Comparator is enabled 0 = Comparator is disabled C2OUTEN: Comparator 2 Output Enable bit 1 = Comparator output is driven on the output pad 0 = Comparator output is driven on the output pad 0 = Comparator 2 Output Enable bit 1 = Comparator output is driven on the output pad 0 = Comparator 2 Output bit 1 = Comparator 2 Output bit 2 COMparator 2 Output bit 1 = Comparator output is driven on the output pad 0 = Comparator output is driven on the output pad 0 = Comparator 2 Output bit When C2INY = 0: 1 = C2 VIN+ > C2 VIN- When C2INY = 0: 1 = C1 VIN+ > C1 VIN- When C1INY = 1: 0 = C1 VIN+ < C1 VIN- When C1INY = 1: 0 = C1 VIN+ < C1 VIN-

REGISTER 22-1: CMCON: COMPARATOR CONTROL REGISTER

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
	BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
BTST	BTST	f,#bit4	Bit Test f	1	1	Z
	BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
	BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
	BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
	BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
	BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
	BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
CALL	CALL	lit23	Call Subroutine	2	2	None
	CALL	Wn	Call Indirect Subroutine	1	2	None
CLR	CLR	f	f = 0x0000	1	1	None
	CLR	WREG	WREG = 0x0000	1	1	None
	CLR	Ws	Ws = 0x0000	1	1	None
CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO, Sleep
COM	COM	f	f = f	1	1	N, Z
	СОМ	f,WREG	WREG = f	1	1	N, Z
	COM	Ws,Wd	Wd = Ws	1	1	N, Z
CP	CP	f	Compare f with WREG	1	1	C, DC, N, OV, Z
01	CP	Wb,#lit5	Compare Wb with lit5	1	1	C, DC, N, OV, Z
	CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C, DC, N, OV, Z
CP0	CP0	f	Compare f with 0x0000	1	1	C, DC, N, OV, Z
010	CPO	Ws	Compare Ws with 0x0000	1	1	C, DC, N, OV, Z
CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C, DC, N, OV, Z
012	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C, DC, N, OV, Z
	CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - \overline{C})$	1	1	C, DC, N, OV, Z
CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None
CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None
CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None
CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, Skip if ≠	1	1 (2 or 3)	None
DAW	DAW.B	Wn	Wn = Decimal Adjust Wn	1	1	С
DEC	DEC	f	f = f - 1	1	1	C, DC, N, OV, Z
	DEC	f,WREG	WREG = f –1	1	1	C, DC, N, OV, Z
	DEC	Ws,Wd	Wd = Ws - 1	1	1	C, DC, N, OV, Z
DEC2	DEC2	f	f = f - 2	1	1	C, DC, N, OV, Z
	DEC2	f,WREG	WREG = $f - 2$	1	1	C, DC, N, OV, Z
	DEC2	Ws,Wd	Wd = Ws - 2	1	1	C, DC, N, OV, Z
DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None
DIV	DIV.SW	Wm,Wn	Signed 16/16-Bit Integer Divide	1	18	N, Z, C, OV
	DIV.SD	Wm,Wn	Signed 32/16-Bit Integer Divide	1	18	N, Z, C, OV
	DIV.UW	Wm,Wn	Unsigned 16/16-Bit Integer Divide	1	18	N, Z, C, OV
	DIV.UD	Wm,Wn	Unsigned 32/16-Bit Integer Divide	1	18	N, Z, C, OV
EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	с
FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С

TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)

26.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

26.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

26.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta A/D, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

DC CHARACI	TERISTICS					V to 3.6V (unless otherwise stated) +85°C for Industrial		
Parameter No.	Typical ⁽¹⁾	Max	Units	Conditions				
Power-Down	Current (IPD) ⁽	2)						
DC60	3	25	μA	-40°C				
DC60a	3	45	μA	+25°C	2.0V ⁽³⁾			
DC60b	100	600	μA	+85°C		Base Power-Down Current ⁽⁵⁾		
DC60f	20	40	μA	-40°C		Base Power-Down Currenter		
DC60g	27	60	μA	+25°C	3.6V ⁽⁴⁾			
DC60h	120	600	μA	+85°C				
Module Differ	ential Curren	t						
DC61	10	25	μA	-40°C				
DC61a	10	25	μA	+25°C	2.0V ⁽³⁾			
DC61b	10	25	μA	+85°C		– Watchdog Timer Current: ∆lwo⊤(
DC61f	10	25	μA	-40°C				
DC61g	10	25	μA	+25°C	3.6V ⁽⁴⁾			
DC61h	10	25	μA	+85°C				
DC62	8	15	μA	-40°C				
DC62a	8	15	μA	+25°C	2.0V ⁽³⁾			
DC62b	8	15	μA	+85°C		RTCC + Timer1 w/32 kHz Crystal:		
DC62f	8	15	μA	-40°C		ΔIRTCC ⁽⁵⁾		
DC62g	8	15	μA	+25°C	3.6V ⁽⁴⁾			
DC62h	8	15	μA	+85°C]			

TABLE 27-7:	DC CHARACTERISTICS: POWER-DOWN CURRENT (IP	סי)
--------------------	--	-----

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off. Unused PMD bits are set. VREGS bit is clear.

3: On-chip voltage regulator is disabled (ENVREG tied to Vss).

4: On-chip voltage regulator is enabled (ENVREG tied to VDD).

5: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

AC CHARACTERISTICS		Standard Operating Conditions: 2.0V to 3.6V Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
	-	·	Device S	Supply			·
AD01	AVdd	Module VDD Supply	Greater of VDD – 0.3 or 2.0		Lesser of VDD + 0.3 or 3.6	V	
AD02	AVss	Module Vss Supply	Vss - 0.3		Vss + 0.3	V	
			Reference	e Inputs		•	·
AD05	Vrefh	Reference Voltage High	AVss + 1.7	—	AVdd	V	
AD06	Vrefl	Reference Voltage Low	AVss	—	AVDD - 1.7	V	
AD07	Vref	Absolute Reference Voltage	AVss - 0.3	—	AVDD + 0.3	V	
AD08	IVREF	Reference Voltage Input Current	—	—	1.25	mA	
AD09	ZVREF	Reference Input Impedance	—	10K	_	Ω	
			Analog	Input			
AD10	VINH-VINL	Full-Scale Input Span ⁽²⁾	VREFL		VREFH	V	
AD11	Vin	Absolute Input Voltage	AVss – 0.3		AVDD + 0.3	V	
AD12	-	Leakage Current	_	±0.001	±0.610	μA	$\label{eq:VINL} \begin{array}{l} VINL = AVSS = VREFL = 0V,\\ AVDD = VREFH = 5V,\\ Source \ Impedance = 2.5 \ k\Omega \end{array}$
AD14	VINL	Absolute VINL Input Voltage	AVss – 0.3		AVDD/2	V	
AD17	Rin	Recommended Impedance of Analog Voltage	_	—	2.5K		
			A/D Acc	uracy			
AD20a	Nr	Resolution	10	0 data bit	S	bits	
AD21a	INL	Integral Nonlinearity ⁽²⁾	—	<u>+</u> 1	<±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V
AD22a	DNL	Differential Nonlinearity ⁽²⁾	—	<u>+</u> 0.5	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V
AD23a	Gerr	Gain Error ⁽²⁾	_	<u>+</u> 1	±3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V
AD24a	EOFF	Offset Error ⁽²⁾	—	<u>+</u> 1	±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V
AD25a		Monotonicity ⁽¹⁾		_			Guaranteed

TABLE 27-22: A/D MODULE SPECIFICATIONS

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: Measurements are taken with external VREF+ and VREF- used as the A/D voltage reference.

INDEX

Α	
A/D	
Conversion Timing Requirements	
Module Specifications	
AC	
Characteristics	227
Load Conditions	227
Temperature and Voltage Specifications	227
Alternate Interrupt Vector Table (AIVT)	63
Arithmetic Logic Unit (ALU)	30
Assembler	
MPASM Assembler	214

В

Block Diagrams	
10-Bit High-Speed A/D Converter)
16-Bit Timer1 Module111	
8-Bit Multiplexed Address and Data Application 162	2
Accessing Program Memory with	
Table Instructions	3
Addressable Parallel Slave Port	
Comparator I/O Operating Modes	9
Comparator Voltage Reference	
Connections for On-Chip Voltage Regulator	
Device Clock	7
I ² C	3
Input Capture119	9
LCD Control, Byte Mode 162	2
Legacy Parallel Slave Port	
Master Mode, Demultiplexed Addressing)
Master Mode, Fully Multiplexed Addressing	
Master Mode, Partially Multiplexed Addressing 161	1
Multiplexed Addressing Application	1
Output Compare Module	1
Parallel EEPROM (Up to 15-Bit Address, 16-Bit Data)	
162	
Parallel EEPROM (Up to 15-Bit Address, 8-Bit Data)	
162	
Partially Multiplexed Addressing Application	
PIC24F CPU Core26	
PIC24FJ128GA010 Family (General)10	
PMP Module153	
Program Space Visibility Operation49	
Reset System57	7
RTCC 163	
Shared Port Structure107	
SPI Master, Frame Master Connection	
SPI Master, Frame Slave Connection	5
SPI Master/Slave Connection (Enhanced	
Buffer Modes) 134	
SPI Master/Slave Connection (Standard Mode) 134	
SPI Slave, Frame Master Connection	
SPI Slave, Frame Slave Connection135	
SPIx Module (Enhanced Mode)129	
SPIx Module (Standard Mode)128	
Timer2 and Timer4 (16-Bit Synchronous)115	
Timer2/3 and Timer4/5 (32-Bit)114	
Timer3 and Timer5 (16-Bit Synchronous)115	
UARTx	
Watchdog Timer (WDT) 202	2

С

C Compilers
MPLAB C18
Clock Switching
Enabling
Operation 103
Oscillator Sequence 103
Code Examples
Basic Code Sequence for Clock Switching 104
Erasing a Program Memory Block
Initiating a Programming Sequence
Loading Write Buffers
Port Write/Read 108
Programming a Single Word of Flash
Program Memory56
PWRSAV Instruction Syntax 105
Comparator Module
Comparator Voltage Reference
Configuring 193
Configuration Bits 195
Configuration Register Protection
Core Features
16-Bit Architecture7
Easy Migration8
Oscillator Options, Features
PIC24FJ128GA010 Family Devices
Power-Saving Technology7
CPU
Control Registers
Programmer's Model 27
CPU Clocking Scheme
CRC
Example Setup 175
Operation in Power Save Modes 177
Overview
Registers 175
User Interface 176
Customer Change Notification Service
Customer Notification Service
Customer Support
CVRR
CVrsrc
Ρ

Da

ata Memory	
Address Space	33
Width	33
Memory Map for PIC24F128GA010	
Family Devices	33
Near Data Space	34
Organization and Alignment	34
SFR Space	
Software Stack	46

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187

Fax: 86-571-2819-3189 China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820