

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	84
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj64ga010-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Features	PIC24FJ64GA006	PIC24FJ96GA006	PIC24FJ128GA006	PIC24FJ64GA008	PIC24FJ96GA008	PIC24FJ128GA008	PIC24FJ64GA010	PIC24FJ96GA010	PIC24FJ128GA010
Operating Frequency				D	C – 32 MI	Ηz			
Program Memory (Bytes)	64K	96K	128K	64K	96K	128K	64K	96K	128K
Program Memory (Instructions)	22,016	32,768	44,032	22,016	32,768	44,032	22,016	32,768	44,032
Data Memory (Bytes)					8192				
Interrupt Sources (Soft Vectors/NMI Traps)					43 (39/4)				
I/O Ports	Ports	B, C, D, E	E, F, G	Ports A	, B, C, D,	E, F, G	Ports A	, B, C, D,	E, F, G
Total I/O Pins		53			69			84	
Timers:									
Total Number (16-bit)					5				
32-Bit (from paired 16-bit timers)					2				
Input Capture Channels					5				
Output Compare/PWM Channels					5				
Input Change Notification Interrupt		19				2	2		
Serial Communications:									
UART					2				
SPI (3-wire/4-wire)					2				
I <sup>2</sup> C™					2				
Parallel Communications (PMP/PSP)					Yes				
JTAG Boundary Scan					Yes				
10-Bit Analog-to-Digital Module (input channels)					16				
Analog Comparators					2				
Resets (and Delays)	POR, E Mis	OR, RES match, R	ET Instruc EPEAT Ins	ction, MCI struction,	_R, WDT, Hardware	Illegal Op Traps (F	pcode, Co PWRT, OS	onfiguratio ST, PLL Lo	on Word ock)
Instruction Set		76 Ba	ise Instru	ctions, Mu	ultiple Add	dressing N	Node Vari	ations	
Packages	64-Pin TQFP/QFN 80-Pin TQFP 100-Pin TQFP								FP

TABLE 1-1: DEVICE FEATURES FOR THE PIC24FJ128GA010 FAMILY

### TABLE 4-4: INTERRUPT CONTROLLER REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	—	-	—	_	—	—	—	_	—	_	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	0082	ALTIVT	DISI	_	—	_	_	—	—	_	—	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	—	—	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF	T2IF	OC2IF	IC2IF	—	T1IF	OC1IF	IC1IF	<b>INT0IF</b>	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	_		_	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0088	_	—	PMPIF	—		_	OC5IF	_	IC5IF	IC4IF	IC3IF	_	-		SPI2IF	SPF2IF	0000
IFS3	008A	_	RTCIF	_	—		_	_	_		INT4IF	INT3IF	_	-	MI2C2IF	SI2C2IF	—	0000
IFS4	008C	_	—	_	—		_	_	_		_	—	_	CRCIF	U2ERIF	U1ERIF	—	0000
IEC0	0094	—	—	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE	T2IE	OC2IE	IC2IE	—	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	—	_	—	—	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0098	—	—	PMPIE	—	_	—	OC5IE	—	IC5IE	IC4IE	IC3IE	—	—	_	SPI2IE	SPF2IE	0000
IEC3	009A	—	RTCIE	—	—	_	—	—	—	_	INT4IE	INT3IE	—	_	MI2C2IE	SI2C2IE	—	0000
IEC4	009C	—	—	—	—	_	—	—	—	_	—	—	—	CRCIE	U2ERIE	U1ERIE	_	0000
IPC0	00A4		T1IP2	T1IP1	T1IP0		OC1IP2	OC1IP1	OC1IP0		IC1IP2	IC1IP1	IC1IP0	—	INT0IP2	INT0IP1	INT0IP0	4444
IPC1	00A6		T2IP2	T2IP1	T2IP0		OC2IP2	OC2IP1	OC2IP0		IC2IP2	IC2IP1	IC2IP0	—	_	—	_	4440
IPC2	00A8	_	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0		SPF1IP2	SPF1IP1	SPF1IP0	_	T3IP2	T3IP1	T3IP0	4444
IPC3	00AA		—		—	_		_	—		AD1IP2	AD1IP1	AD1IP0	_	U1TXIP2	U1TXIP1	U1TXIP0	0044
IPC4	00AC		CNIP2	CNIP1	CNIP0	_	CMIP2	CMIP1	CMIP0		MI2C1IP2	MI2C1IP1	MI2C1IP0	_	SI2C1IP2	SI2C1IP1	SI2C1IP0	4444
IPC5	00AE		—		—	_		_	—		_	—	_	_	INT1IP2	INT1IP1	INT1IP0	0004
IPC6	00B0		T4IP2	T4IP1	T4IP0	_	OC4IP2	OC4IP1	OC4IP0		OC3IP2	OC3IP1	OC3IP0	_	_	_	_	4440
IPC7	00B2		U2TXIP2	U2TXIP1	U2TXIP0		U2RXIP2	U2RXIP1	U2RXIP0		INT2IP2	INT2IP1	INT2IP0	—	T5IP2	T5IP1	T5IP0	4444
IPC8	00B4		—		—	_		_	—		SPI2IP2	SPI2IP1	SPI2IP0	_	SPF2IP2	SPF2IP1	SPF2IP0	0044
IPC9	00B6		IC5IP2	IC5IP1	IC5IP0	_	IC4IP2	IC4IP1	IC4IP0		IC3IP2	IC3IP1	IC3IP0	_	_	_	_	4440
IPC10	00B8		_		_	_			—		OC5IP2	OC5IP1	OC5IP0	_	_	_	_	0040
IPC11	00BA		—	—	—		—	—	—		PMPIP2	PMPIP1	PMPIP0	—	_	—	_	0040
IPC12	00BC		—	—	—		MI2C2IP2	MI2C2IP1	MI2C2IP0		SI2C2IP2	SI2C2IP1	SI2C2IP0	—	_	—	_	0440
IPC13	00BE	—	—	—	—	_	INT4IP2	INT4IP1	INT4IP0	—	INT3IP2	INT3IP1	INT3IP0	—	_	—	—	0440
IPC15	00C2	—	—	—	—	_	RTCIP2	RTCIP1	RTCIP0	—	—	—	—	—	_	—	—	0400
IPC16	00C4	_	CRCIP2	CRCIP1	CRCIP0	_	U2ERIP2	U2ERIP1	U2ERIP0	_	U1ERIP2	U1ERIP1	U1ERIP0	_	_	_	_	4440
INTTREG	00E0	CPUIRQ	_	VHOLD	_	ILR3	ILR2	ILR1	ILR0	_	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-17: PORTB REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C6	TRISB15	TRISB14	TRISB13(1)	TRISB12(1)	TRISB11 <sup>(1)</sup>	TRISB10(1)	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02C8	RB15	RB14	RB13 <sup>(1)</sup>	RB12 <sup>(1)</sup>	RB11 <sup>(1)</sup>	RB10 <sup>(1)</sup>	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX
LATB	02CA	LATB15	LATB14	LATB13 <sup>(1)</sup>	LATB12 <sup>(1)</sup>	LATB11 <sup>(1)</sup>	LATB10 <sup>(1)</sup>	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX
ODCB	06C6	ODB15	ODB14	ODB13 <sup>(1)</sup>	ODB12 <sup>(1)</sup>	ODB11 <sup>(1)</sup>	ODB10 <sup>(1)</sup>	ODB9	ODB8	ODB7	ODB6	ODB5	ODB4	ODB3	ODB2	ODB1	ODB0	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal for 100-pin devices

Note 1: Unimplemented when JTAG is enabled.

#### TABLE 4-18: PORTC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02CC	TRISC15	TRISC14	TRISC13	TRISC12	—	—	—	—	—	—	—	TRISC4(2)	TRISC3(1)	TRISC2(2)	TRISC1(1)	-	F01E
PORTC	02CE	RC15	RC14	RC13	RC12	_	_	_	_	_	_	_	RC4 <sup>(2)</sup>	RC3 <sup>(1)</sup>	RC2 <sup>(2)</sup>	RC1 <sup>(1)</sup>	_	xxxx
LATC	02D0	LATC15	LATC14	LATC13	LATC12	_	_	_	_	_	_	_	LATC4 <sup>(2)</sup>	LATC3 <sup>(1)</sup>	LATC2 <sup>(2)</sup>	LATC1 <sup>(1)</sup>	_	xxxx
ODCC	06CC	ODC15	ODC14	ODC13	ODC12	_	_	_	_	_	_	_	ODC4 <sup>(2)</sup>	ODC3 <sup>(1)</sup>	ODC2 <sup>(2)</sup>	ODC1 <sup>(1)</sup>	_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal for 100-pin devices.

Note 1: Implemented in 80-pin and 100-pin devices only.

2: Implemented in 100-pin devices only

#### TABLE 4-19: PORTD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	02D2	TRISD15 <sup>(1)</sup>	TRISD14 <sup>(1)</sup>	TRISD13(1)	TRISD12(1)	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFFF
PORTD	02D4	RD15 <sup>(1)</sup>	RD14 <sup>(1)</sup>	RD13 <sup>(1)</sup>	RD12 <sup>(1)</sup>	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
LATD	02D6	LATD15 <sup>(1)</sup>	LATD14 <sup>(1)</sup>	LATD13 <sup>(1)</sup>	LATD12 <sup>(1)</sup>	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
ODCD	06D2	ODD15 <sup>(1)</sup>	ODD14 <sup>(1)</sup>	ODD13 <sup>(1)</sup>	ODD12 <sup>(1)</sup>	ODD11	ODD10	ODD9	ODD8	ODD7	ODD6	ODD5	ODD4	ODD3	ODD2	ODD1	ODD0	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal for 100-pin devices.

**Note 1:** Implemented in 80-pin and 100-pin devices only.

### 5.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase block containing the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
  - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
  - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
  - c) Write 55h to NVMKEY.
  - d) Write AAh to NVMKEY.
  - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
  - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
  - b) Write 55h to NVMKEY.
  - c) Write AAh to NVMKEY.
  - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- 6. Repeat Steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

### EXAMPLE 5-1: ERASING A PROGRAM MEMORY BLOCK

; Set up NVMCO	N for block erase operation		
MOV	#0x4042, W0	;	
MOV	W0, NVMCON	;	Initialize NVMCON
; Init pointer	to row to be ERASED		
MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	;	
MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;	Initialize in-page EA[15:0] pointer
TBLWTL	WO, [WO]	;	Set base address of erase block
DISI	#5	;	Block all interrupts with priority <7
		;	for next 5 instructions
MOV	#0x55, W0		
MOV	W0, NVMKEY	;	Write the 55 key
MOV	#0xAA, W1	;	
MOV	W1, NVMKEY	;	Write the AA key
BSET	NVMCON, #WR	;	Start the erase sequence
NOP		;	Insert two NOPs after the erase
NOP		;	command is asserted

#### EXAMPLE 5-2: LOADING THE WRITE BUFFERS

;	Set up NVMCO	N for row programming operatior #0x4001.W0	ıs ;	
	MOV	W0, NVMCON	;	Initialize NVMCON
;	Set up a poir	nter to the first program memor	Ϋ́	location to be written
;	program memo:	ry selected, and writes enabled	1	
	MOV	#0x0000, W0	;	
	MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	;	An example program memory address
;	Perform the	TBLWT instructions to write the	9 ]	latches
;	0th_program_	word		
	MOV	#LOW_WORD_0, W2	;	
	MOV	#HIGH_BYTE_0, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	lst_program_	word		
	MOV	#LOW_WORD_1, W2	;	
	MOV	#HIGH_BYTE_1, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	2nd_program	_word		
	MOV	#LOW_WORD_2, W2	;	
	MOV	<pre>#HIGH_BYTE_2, W3</pre>	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
	•			
	•			
	•	word		
'	MOV	HIOW WORD 31 W2		
	MOV	HUTCH RVTE 21 W2		
	TRI MTT	W2 [W0]	;	Write DM low word into program latch
	твімти	W3 [W0]	;	Write PM high byte into program latch
	IDDWIN			Milee in migh byce inco program racen

#### EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority <7
		; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the program/erase sequence
BTSC	NVMCON, #15	; and wait for it to be
BRA	\$-2	; completed

### REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15       bit 8         R/W-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0         T2/E       OC2/E       IC2/E       -       T1/E       OC1/E       IC1/E       INTO/E         bit 7       bit 0       DC2/E       IC2/E       -       T1/E       OC1/E       IC1/E       INTO/E         bit 7       -       Value al POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 13       ADT/E: A/D Conversion Complete Interrupt Enable bit       1 = Interrupt request is enabled       0 = Interrupt request is not enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled       0 = Interrupt request is not enabled </td <td></td> <td>_</td> <td>AD1IE</td> <td>U1TXIE</td> <td>U1RXIE</td> <td>SPI1IE</td> <td>SPF1IE</td> <td>T3IE</td>		_	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE
R/W-0       R/W-0       U-0       R/W-0       R/W-0       R/W-0       R/W-0         T2IE       OC2IE       IC2IE       —       T1IE       OC1IE       IC1IE       INTOIE         bit 7       December       bit 0       Executed to the text of the text of the text of the text of	bit 15						·	bit 8
RW-0								
Dit         Other         Chie         Intervent           bit 7         Dit 0           Lagend:         Readable bit         W = Writable bit         U = Unimplemented: tread as '0' -n = Value at POR         '1' = Bit is set         '0' = Bit is cleared         x = Bit is unknown           bit 13         AD1IE: A/D Conversion Complete Interrupt Enable bit         1 = Interrupt request is enabled         0 = Bit is cleared         x = Bit is unknown           bit 13         AD1IE: A/D Conversion Complete Interrupt Enable bit         1 = Interrupt request is not enabled         0 = Interrupt request is not enabled         0 = Interrupt request is not enabled           bit 12         UTXIE: UART1 Transmitter Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is not enabled           bit 10         SPHIE: SPI1 Fransmitter Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is enabled           bit 8         T3IE: Timer3 Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is enabled           bit 5         C2IE: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is not enabled           bit 6         C2IE: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is not enabled           bit 6         C2IE: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
Legend:       Image: Control of the state o	I 2IE	OC2IE	ICZIE	—	I 11E	OCTIE	ICTIE	IN TUIE
Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-14       Unimplemented: Read as '0'       it is cleared       x = Bit is unknown         bit 13       ADIE: A/D Conversion Complete Interrupt Enable bit       1 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is enabled       0 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 11       UTXE: UART1 ransmitter Interrupt Enable bit       1 = Interrupt request is enabled         0 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 10       SPHIE: SPI1 Transfer Complete Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 3       SPFIE: SPI1 Fault Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 7       T2E: Timer3 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 7       T2E: Timer3 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is enabled         bit 6       OC2IE: Output Compare Channel								DILU
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         .n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-14       Unimplemented: Read as '0'       it is cleared       x = Bit is unknown         bit 13       AD1E: AD Conversion Complete Interrupt Enable bit       1       it is unknown         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled       0         bit 12       UTXIE: UART1 Transmitter Interrupt Enable bit       1       it is not enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled       0         bit 10       UTXIE: UART1 Receiver Interrupt Enable bit       1       it is not enabled         0 = Interrupt request is enabled       0 = Interrupt request is enabled       0       interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is enabled       0       interrupt request is not enabled         bit 3       TSIE: Time? Interrupt Enable bit       1       Interrupt request is not enabled         bit 4       TaltE: Time? Interrupt Enable bit       1       Interrupt request is enabled         bit 5       CZIE: Input Compare Channel 2 Interrupt Enable bit       1       Interrupt request is enabled         bit 4	Legend:							
I-n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-14       Unimplemented: Read as '0'       interrupt request is enabled       interrupt request is enabled         bit 13       AD1IE: A/D Conversion Complete Interrupt Enable bit       1 = Interrupt request is enabled       interrupt request is not enabled         bit 12       U1TXIE: UART1 Transmitter Interrupt Enable bit       1 = Interrupt request is not enabled         bit 11       URXIE: UART1 Receiver Interrupt Enable bit       1 = Interrupt request is enabled         bit 10       SPITIE: SPI1 Transfer Complete Interrupt Enable bit       1 = Interrupt request is enabled         bit 10       SPITIE: SPI1 Fault Interrupt Enable bit       1 = Interrupt request is enabled         bit 8       SPITIE: SPI1 Fault Interrupt Enable bit       1 = Interrupt request is enabled         bit 8       T3IE: Time? Interrupt Enable bit       1 = Interrupt request is enabled         bit 7       T2IE: Time? Interrupt Enable bit       1 = Interrupt request is enabled         bit 7       T2IE: Interrupt Enable bit       1 = Interrupt request is enabled         bit 6       OC2IE: Output Compare Channel 2 Interrupt Enable bit       1 = Interrupt request is not enabled         bit 5       Interrupt request is enabled       0 = Interrupt request is enabled         bit 4       Unimplemented: Read as	R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
bit 15-14       Unimplemented: Read as '0'         bit 13       ADIE: AD Conversion Complete Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 12       UITXIE: UART1 Transmitter Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 11       UIRXIE: UART1 Receiver Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 10       SPHIE: SPH1 Transfer Complete Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 30       SPF1IE: SPH1 Fault Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 3       TSIE: Timer3 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 4       TSIE: Timer3 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 5       C2E:: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 5       C2E:: Output Compare Channel 2 Interrupt Enable bit </td <td>-n = Value at</td> <td>POR</td> <td>'1' = Bit is set</td> <td></td> <td>'0' = Bit is clea</td> <td>ared</td> <td>x = Bit is unkr</td> <td>nown</td>	-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 13       ADUIE: AD Conversion Complete Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 12       UITXIE: UART1 Transmitter Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 11       UITXIE: UART1 Receiver Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 11       UITXIE: UART1 Receiver Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 10       SPIIE: SPI1 Transfer Complete Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 3       SPFIE: SPI1 Fault Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 4       TalE: Timer3 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 7       TZIE: Timer3 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 6       CCIE: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 5       ICCIE: Input Capture Channel 2 Interrupt Enable bit			(ad. Deed as (	01				
bit 13       AD ITE: AD Ordersion Compare Interrupt Enable bit         1       Interrupt request is enabled         0       Interrupt request is enabled	DIT 15-14		ted: Read as	0 moloto Intorrur	t Enable bit			
0 = Interrupt request is not enabled         bit 12       UTXIE: UART1 Transmitter Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 11       URXIE: UART1 Receiver Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is enabled         0 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is enabled         0 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is enabled         0 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is enabled	DIL 15	1 = Interrupt r	request is enal	bled				
bit 12       UTXIE: UART1 Transmitter Interrupt Enable bit         1 = Interrupt request is not enabled         bit 11       URXIE: UART1 Receiver Interrupt Enable bit         1 = Interrupt request is not enabled         bit 10       SPI1E: SPI1 Transfer Complete Interrupt Enable bit         1 = Interrupt request is not enabled         bit 10       SPI1E: SPI1 Transfer Complete Interrupt Enable bit         1 = Interrupt request is not enabled         bit 9       SPF1IE: SPI1 Fault Interrupt Enable bit         1 = Interrupt request is not enabled         bit 9       SPF1IE: SPI1 Fault Interrupt Enable bit         1 = Interrupt request is not enabled         bit 8       T3IE: Timer3 Interrupt Enable bit         1 = Interrupt request is not enabled         bit 7       T2IE: Timer2 Interrupt Enable bit         1 = Interrupt request is not enabled         bit 6       OCCIE: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is not enabled         bit 5       I = Interrupt request is not enabled         bit 6       OCCIE: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is not enabled         bit 5       I = Interrupt Read as '0'         bit 4       Unimplemented: Read as '0'         bit 5       T1IE: Timer1 Interrupt Enable		0 = Interrupt r	request is not e	enabled				
1 = Interrupt request is enabled         bit 11       UTRXIE: UART1 Receiver Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is enabled         bit 10       SP11E: SP11 Transfer Complete Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 8       TIE: Timer3 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 6       OC2IE: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 5       IC2IE: Input Capture Channel 2 Interrupt Enable bit         1 = Interrupt request is not enabled <td>bit 12</td> <td>U1TXIE: UAR</td> <td>RT1 Transmitte</td> <td>r Interrupt Ena</td> <td>able bit</td> <td></td> <td></td> <td></td>	bit 12	U1TXIE: UAR	RT1 Transmitte	r Interrupt Ena	able bit			
bit 11 UIRXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is on tenabled bit 10 SPI1E: SPI1 Transfer Complete Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 9 SPF1E: SPI1 Fault Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request is not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request is not enabled bit 4 Unimplemented: Read as '0' bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request is not enabled bit 4 Unimplemented: Read as '0' bit 3 C1IE: Output Compare Channel 1 Interrupt Enable bit 1 = Interrupt request is not enabled bit 4 Unimplemented: Read as '0' bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request is not enabled bit 4 Interrupt request is not enabled bit 4 Interrupt request is not enabled bit 4 Interrupt request is not enabled bit 1 IC1IE: Output Compare Channel 1 Interrupt Enable bit 1 = Interrupt request is not enabled bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit 1 = Interrupt request is not enabled bit 0 INTOIE: External Interrupt Enable bit 1 = Interrupt request is not enabled bit 0 INTOIE: External Interrupt Enable bit 1 = Interrupt request is not enabled bit 0 INTOIE: External Interrupt Channel 1 Interrupt Enable bit 1 = Interrupt request is not enabled bit 0 = Interrupt request is		1 = Interrupt r	request is enat	oled Anabled				
1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 10       SPI1E: SP11 Transfer Complete Interrupt Enable bit         1 = Interrupt request is not enabled         bit 9       SPF1IE: SP11 Fault Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is enabled         bit 9       SPF1IE: SP11 Fault Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 8       T3IE: Timer3 Interrupt Enable bit         1 = Interrupt request is not enabled         bit 7       T2IE: Timer2 Interrupt Enable bit         1 = Interrupt request is not enabled         bit 6       OC2IE: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is not enabled         bit 5       IC2IE: Input Capture Channel 2 Interrupt Enable bit         1 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 3       T1IE: Timer1 Interrupt Enable bit         1 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 4       Unimplemented: Read as '0'         bit 4       Unimplemented: Read as '0'         bit 5       CIEIE: Input Capture Channel 1 Interrupt Enable bit	bit 11	U1RXIE: UAF	RT1 Receiver I	nterrupt Enabl	e bit			
0 = Interrupt request is not enabled         bit 10       SPI1E: SPI1 Transfer Complete Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 9       SPF1E: SPI1 Fault Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 8       T3IE: Timer3 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is ont enabled       0 = Interrupt request is enabled         bit 7       T2IE: Timer2 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 6       C22IE: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 5       IC2IE: Input Capture Channel 2 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 4       Unimplemented: Read as '0'         bit 3       T1IE: Timer1 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt		1 = Interrupt r	request is enab	bled				
bit 10       SPITE: SPIT transfer Complete Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 9       SPFTIE: SPIT Fault Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 8       T3IE: Timer3 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 7       T2IE: Timer3 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 7       T2IE: Timer2 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 6       OC2IE: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 5       IC2IE: Input Capture Channel 2 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 4       Unimplemented: Read as '0'         bit 3       T1E: Timer1 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 4       Unimplemented: Read as '0'         bit 5       CC1IE: Output Compare Channel 1 Interrupt Enable bit         1 = Interrupt request is enabled       0 =		0 = Interrupt r	request is not e	enabled				
bit 1       Interrupt request is on tenabled         bit 2       SPF1IE: SPI1 Fault Interrupt Enable bit         1       = Interrupt request is on tenabled         bit 8       T3IE: Timer3 Interrupt Enable bit         1       = Interrupt request is not enabled         bit 7       T2IE: Timer3 Interrupt Enable bit         1       = Interrupt request is not enabled         bit 7       T2IE: Timer2 Interrupt Enable bit         1       = Interrupt request is not enabled         bit 7       T2IE: Timer2 Interrupt Enable bit         1       = Interrupt request is not enabled         0       = Interrupt request is not enabled         bit 6       OC2IE: Output Compare Channel 2 Interrupt Enable bit         1       = Interrupt request is not enabled         bit 5       IC2IE: Input Capture Channel 2 Interrupt Enable bit         1       = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 3       T1IE: Timer1 Interrupt Enable bit         1       = Interrupt request is not enabled	bit 10	SPI1IE: SPI1	Iranster Com	plete Interrupt	Enable bit			
bit 9       SPF1IE: SPI1 Fault Interrupt Enable bit         1 = Interrupt request is one enabled         bit 8       T3IE: Timer3 Interrupt Enable bit         1 = Interrupt request is one enabled         0 = Interrupt request is not enabled         bit 7       T2IE: Timer2 Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 6       OC2IE: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is not enabled         bit 5       IC2IE: Input Capture Channel 2 Interrupt Enable bit         1 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 4       Unimplemented: Read as '0'         bit 5       Interrupt request is enabled         0 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 5       OC1IE: Output Compare Channel 1 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is en		0 = Interrupt r	request is not e	enabled				
1 = Interrupt request is enabled         bit 8       T3IE: Timer3 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 7       T2IE: Timer2 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 7       T2IE: Timer2 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 6       OC2IE: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 5       IC2IE: Input Capture Channel 2 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 3       T1IE: Timer1 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 3       T1IE: Timer1 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 5       OC1IE: Output Compare Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled <td>bit 9</td> <td>SPF1IE: SPI1</td> <td>I Fault Interrup</td> <td>t Enable bit</td> <td></td> <td></td> <td></td> <td></td>	bit 9	SPF1IE: SPI1	I Fault Interrup	t Enable bit				
bit 8 T3IE: Timer3 Interrupt Enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 4 Unimplemented: Read as '0' bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request is ont enabled bit 2 OC1IE: Output Compare Channel 1 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 2 Interrupt request is enabled bit 1 Interrupt request is ont enabled bit 2 Interrupt request is not enabled bit 1 Interrupt request is not enabled bit 2 Interrupt request is not enabled bit 1 Interrupt request is not enabled bit 1 INTOFIE: Output Compare Channel 1 Interrupt Enable bit 1 = Interrupt request is not enabled bit 1 INTOFIE: External Interrupt 0 Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is e		1 = Interrupt r	equest is enal	bled				
bit 0       1 = Interrupt request is enabled         0 = Interrupt request is one enabled         bit 7       T2IE: Timer2 Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is one enabled         bit 6       OC2IE: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is one enabled         0 = Interrupt request is one e	hit 8	0 = Interrupt r	Interrunt Enab	le hit				
0 = Interrupt request is not enabled         bit 7       T2IE: Timer2 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 6       OC2IE: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 5       IC2IE: Input Capture Channel 2 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 5       IC2IE: Input Capture Channel 2 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 4       Unimplemented: Read as '0'         bit 3       T1IE: Timer1 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 2       OC1IE: Output Compare Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 1       IC1IE: Input Capture Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 1       Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 0       INTOIE: External Interrupt 0 Enable bit         1 = Interrupt reques	bit 0	1 = Interrupt r	request is enal	bled				
bit 7       T2IE: Timer2 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 6       OC2IE: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 5       IC2IE: Input Capture Channel 2 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 3       T1IE: Timer1 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 4       Unimplemented: Read as '0'         bit 5       OC1IE: Output Compare Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 2       OC1IE: Output Compare Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 1       IC1IE: Input Capture Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 1       IC1IE: Input Capture Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt re		0 = Interrupt r	equest is not e	enabled				
1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 6       OC2IE: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is not enabled         0 = Interrupt request is not enabled         bit 5       IC2IE: Input Capture Channel 2 Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 3       T1IE: Timer1 Interrupt Enable bit         1 = Interrupt request is not enabled         0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 5       Interrupt request is not enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 2       OC1IE: Output Compare Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 1       IC1IE: Input Capture Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 0       INTOIE: External Interrupt 0 Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is enabled         0 = Interrupt request is enabled </td <td>bit 7</td> <td>T2IE: Timer2</td> <td>Interrupt Enab</td> <td>le bit</td> <td></td> <td></td> <td></td> <td></td>	bit 7	T2IE: Timer2	Interrupt Enab	le bit				
bit 6       OC2IE: Output Compare Channel 2 Interrupt Enable bit         1 = Interrupt request is enabled         bit 5       IC2IE: Input Capture Channel 2 Interrupt Enable bit         1 = Interrupt request is enabled         bit 4       Unimplemented: Read as '0'         bit 3       T1IE: Timer1 Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is enabled         bit 4       Unimplemented: Read as '0'         bit 3       T1IE: Timer1 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 2       OC1IE: Output Compare Channel 1 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 1       IC1IE: Input Capture Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is enabled         bit 1       IC1IE: Input Capture Channel 1 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 0       INTOIE: External Interrupt 0 Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 0       INTOIE: External Interrupt 0 Enable bit     <		1 = Interrupt r 0 = Interrupt r	request is enat	enabled				
1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 5       IC2IE: Input Capture Channel 2 Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 3       T1IE: Timer1 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 4       Unimplemented: Read as '0'         bit 5       C1IE: Timer1 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 2       OC1IE: Output Compare Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 1       IC1IE: Input Capture Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 0       INTOIE: External Interrupt 0 Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 0       INTOIE: External Interrupt 0 Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled	bit 6	OC2IE: Outpu	ut Compare Ch	nannel 2 Interr	upt Enable bit			
bit 5       IC2IE: Input Capture Channel 2 Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 3       T1IE: Timer1 Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is enabled         0 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 2       OC1IE: Output Compare Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled         bit 1       Interrupt request is not enabled         bit 0       INTOIE: External Interrupt 0 Enable bit         1 = Interrupt request is enabled       Interrupt request is enabled         bit 0       INTOIE: External Interrupt 0 Enable bit         1 = Interrupt request is enabled       Interrupt request is enabled         bit 0       Interrupt request is enabled         0 = Interrupt request is enabled <td></td> <td>1 = Interrupt r</td> <td>equest is enal</td> <td>oled</td> <td></td> <td></td> <td></td> <td></td>		1 = Interrupt r	equest is enal	oled				
bit 5       IC2IE: Input Capture Channel 2 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 3       T1IE: Timer1 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is one enabled       0 = Interrupt request is not enabled         bit 2       OC1IE: Output Compare Channel 1 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 1       IC1IE: Input Capture Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 1       IC1IE: Input Capture Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 0       INTOIE: External Interrupt 0 Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is enabled       0 = Interrupt request is enabled	L:1 F	0 = Interrupt r	request is not e	enabled				
bit 1       Unimplemented: Read as '0'         bit 3       T1IE: Timer1 Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 2       OC1IE: Output Compare Channel 1 Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is enabled         bit 2       OC1IE: Output Compare Channel 1 Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 1       IC1IE: Input Capture Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled         bit 1       IC1IE: Input Capture Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled         bit 0       INTOIE: External Interrupt 0 Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is enabled         bit 0       INTOIE: External Interrupt 0 Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled	DIT 5	1 = Interrupt r	capture Chann request is enat	ei 2 interrupt i bled	Enable bit			
bit 4       Unimplemented: Read as '0'         bit 3       T1IE: Timer1 Interrupt Enable bit         1 = Interrupt request is enabled       1 = Interrupt request is not enabled         bit 2       OC1IE: Output Compare Channel 1 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 1       IC1IE: Input Capture Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled       1 = Interrupt request is not enabled         bit 1       IC1IE: Input Capture Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is enabled         bit 0       INTOIE: External Interrupt 0 Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 0       INTOIE: External Interrupt 0 Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled		0 = Interrupt r	request is not e	enabled				
bit 3       T1IE: Timer1 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 2       OC1IE: Output Compare Channel 1 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 1       IC1IE: Input Capture Channel 1 Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 1       IC1IE: Input Capture Channel 1 Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 0       INTOIE: External Interrupt 0 Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled	bit 4	Unimplemen	ted: Read as '	0'				
1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 2       OC1IE: Output Compare Channel 1 Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 1       IC1IE: Input Capture Channel 1 Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is enabled         0 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 0       INTOIE: External Interrupt 0 Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is enabled	bit 3	T1IE: Timer1	Interrupt Enab	le bit				
bit 2 OC1IE: Output Compare Channel 1 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 0 INTOIE: External Interrupt 0 Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled		1 = Interrupt r	request is enat	oled Anabled				
<ul> <li>1 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> <li>bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit</li> <li>1 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> <li>bit 0 INTOIE: External Interrupt 0 Enable bit</li> <li>1 = Interrupt request is enabled</li> <li>0 = Interrupt request is enabled</li> </ul>	bit 2	OC1IE: Outpu	ut Compare Ch	annel 1 Interr	upt Enable bit			
bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 0 INTOIE: External Interrupt 0 Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled		1 = Interrupt r	equest is enal	oled				
bit 1 ICTIE: Input Capture Channel 1 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 0 INTOIE: External Interrupt 0 Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled		0 = Interrupt r	request is not e	enabled				
bit 0 INTOIE: External Interrupt 0 Enabled 1 = Interrupt request is enabled 1 = Interrupt request is enabled 0 = Interrupt request is enabled	dit 1	ICTIE: Input C	Capture Chann	ei 1 Interrupt I vled	nable bit			
bit 0 INTOLE: External Interrupt 0 Enable bit 1 = Interrupt request is enabled		0 = Interrupt r	request is not e	enabled				
1 = Interrupt request is enabled	bit 0	INTOIE: Exter	nal Interrupt 0	Enable bit				
		1 = Interrupt r	equest is enal	bled				

© 2005-2012 Microchip Technology Inc.

### REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0
—	—	—	—	CRCIE	U2ERIE	U1ERIE	—
bit 7							bit 0

### Legend:

Legena:				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-4	Unimplemented: Read as '0'
bit 3	CRCIE: CRC Generator Interrupt Enable bit
	<ul> <li>1 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> </ul>
bit 2	U2ERIE: UART2 Error Interrupt Enable bit
	<ul> <li>1 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> </ul>
bit 1	<b>U1ERIE:</b> UART1 Error Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 0	Unimplemented: Read as '0'

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_	T4IP2	T4IP1	T4IP0	—	OC4IP2	OC4IP1	OC4IP0		
bit 15			·	-			bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
_	OC3IP2	OC3IP1	OC3IP0	—	—	—	—		
bit 7							bit 0		
Legend:									
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'			
-n = Value at	t POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 15	Unimplemer	nted: Read as	ʻ0'						
bit 14-12	T4IP<2:0>: ⊺	Timer4 Interrup	t Priority bits						
	111 = Interru	upt is Priority 7	(highest priori	ty interrupt)					
	•								
	•								
	001 = Interru	upt is Priority 1							
	000 = Interru	ipt source is dis	sabled						
bit 11	Unimplemer	nted: Read as	ʻ0'						
bit 10-8	OC4IP<2:0>	: Output Comp	are Channel 4	Interrupt Prior	rity bits				
	111 = Interru	upt is Priority 7	(highest priori	ty interrupt)					
	•								
	•								
	001 = Interru	upt is Priority 1							
	000 = Interru	ipt source is dis	sabled						
bit 7	Unimplemer	nted: Read as	ʻ0'						
bit 6-4	OC3IP<2:0>	: Output Comp	are Channel 3	Interrupt Prior	rity bits				
	111 = Interrupt is Priority 7 (highest priority interrupt)								
	•								
	•								
	001 = Interru	upt is Priority 1							
	000 = Interru	pt source is dis	sabled						
bit 3-0	Unimplemer	nted: Read as	0'						

### REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

### REGISTER 7-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
_	U2TXIP2	U2TXIP1	U2TXIP0	_	U2RXIP2	U2RXIP1	U2RXIP0	
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
	INT2IP2	INT2IP1	INT2IP0	—	T5IP2	T5IP1	T5IP0	
bit 7					•	•	bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15	Unimplemen	ted: Read as '	0'					
bit 14-12	U2TXIP<2:0>	UART2 Trans	smitter Interru	pt Priority bits				
	•	ot is Priority 7 (	nignest priorit	y interrupt)				
	•							
	•							
	001 = Interrup	ot is Priority 1	ahlad					
bit 11		ted. Read as '	∩'					
bit 10-8			o viver Interrunt	Priority hits				
	111 = Interrur	ot is Priority 7 (	highest priorit	v interrupt)				
	•			<i>y</i>				
	•							
	• 001 = Interrur	ot is Priority 1						
	000 = Interrup	ot source is dis	abled					
bit 7	Unimplemen	ted: Read as '	0'					
bit 6-4	INT2IP<2:0>:	External Inter	upt 2 Priority	bits				
	111 = Interrup	ot is Priority 7 (	highest priorit	y interrupt)				
	•							
	•							
	001 = Interrup	ot is Priority 1						
	000 = Interrup	ot source is dis	abled					
bit 3	Unimplemented: Read as '0'							
bit 2-0	T5IP<2:0>: Ti	imer5 Interrupt	Priority bits					
	111 = Interrup	ot is Priority 7 (	highest priorit	y interrupt)				
	•							
	•							
	001 = Interrup	ot is Priority 1						
	000 = Interrup	ot source is dis	apled					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	IC5IP2	IC5IP1	IC5IP0		IC4IP2	IC4IP1	IC4IP0
bit 15	·						bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	IC3IP2	IC3IP1	IC3IP0	—	—	—	_
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown
bit 15	Unimpleme	nted: Read as '	0'				
bit 14-12	IC5IP<2:0>:	Input Capture (	Channel 5 Int	errupt Priority b	oits		
	111 = Interru	upt is Priority 7 (	highest prior	ity interrupt)			
	•						
	•						
	001 = Interru 000 = Interru	upt is Priority 1 upt source is dis	abled				
bit 11	Unimpleme	nted: Read as '	0'				
bit 10-8	IC4IP<2:0>:	Input Capture (	Channel 4 Int	errupt Priority b	oits		
	111 = Interru	upt is Priority 7 (	highest prior	ity interrupt)			
	•						
	•						
	001 = Interru	upt is Priority 1					
	000 = Interru	upt source is dis	abled				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-4	IC3IP<2:0>:	Input Capture (	Channel 3 Int	errupt Priority b	oits		
	111 = Interru	upt is Priority 7 (	highest prior	ity interrupt)			
	•						
	•						
		upt is Priority 1	ablad				
<b>h</b> it 0 0		upt source is dis					
DIT 3-0	Unimplemented: Read as '0'						

### REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

#### **Input Capture Registers** 13.1

### REGISTER 13-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	ICSIDL		—		—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-0, HC	R/W-0, HC	R/W-0	R/W-0	R/W-0
ICTMR <sup>(1)</sup>	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0
bit 7							bit 0
							bit c

Legend:	HC = Hardware Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture x Module Stop in Idle Control bit
	1 = Input capture module will Halt in CPU Idle mode
	0 = Input capture module will continue to operate in CPU Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	ICTMR: Input Capture x Timer Select bit <sup>(1)</sup>
	<ul> <li>1 = TMR2 contents are captured on capture event</li> <li>0 = TMR3 contents are captured on capture event</li> </ul>
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits
	11 = Interrupt on every fourth capture event
	10 = Interrupt on every third capture event
	01 = Interrupt on every second capture event
hit 4	ICOV: Input Capture x Overflow Status Elag bit (read only)
	1 = Input capture overflow occurred
	0 = No input capture overflow occurred
bit 3	ICBNE: Input Capture x Buffer Empty Status bit (read-only)
	<ul> <li>1 = Input capture buffer is not empty, at least one more capture value can be read</li> <li>0 = Input capture buffer is empty</li> </ul>
bit 2-0	ICM<2:0>: Input Capture x Mode Select bits
	<ul> <li>111 = Input capture functions as an interrupt pin only when the device is in Sleep or Idle mode (rising edge detect only, all other control bits are not applicable)</li> <li>110 = Unused (module is disabled)</li> </ul>
	101 = Capture mode, every 16th rising edge
	100 = Capture mode, every 4th rising edge
	011 = Capture mode, every fising edge $010 = Capture mode, every falling edge$
	001 = Capture mode, every edge (rising and falling): ICI<1:0> does not control interrupt generation
	for this mode
	000 = Input capture module is turned off
	imer coloctions move on a Defer to the enceific device data chect for details

R/W-0	U-0	R/W-0	U-0	U-0	R-0	R-0	R-0				
SPIEN	_	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0				
bit 15		0			0	0	bit 8				
R/W-0	R/C-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0				
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF				
bit 7	•	•			•		bit 0				
Legend:		C = Clearable	bit								
R = Readable I	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown				
bit 15	SPIEN: SPIx 1 = Enables n 0 = Disables r	Enable bit nodule and con module	figures SCKx	, SDOx, SDIx	and SSx as seri	ial port pins					
DIT 14			)" L :1								
DIT 13	1 = Discontinues	p in idle Mode ues module ope s module opera	bit eration when o tion in Idle mo	device enters	ldle mode						
bit 12-11	Unimplemen	ted: Read as '	)'								
bit 10-8	SPIBEC<2:0> Master mode: Number of SF Slave mode: Number of SF	>: SPIx Buffer E	Element Coun ding. ead.	t bits							
bit 7	SRMPT: Shift	Register (SPIx	(SR) Empty bi	it (valid in Enh	anced Buffer mo	ode)					
	1 = SPIx Shif 0 = SPIx Shif	ft register is em ft register is not	pty and ready empty; read	to send or real as '0'	ceive						
bit 6	SPIROV: Rec	eive Overflow I	Flag bit								
	1 = A new by data in the 0 = No overfl	te/word is comp e SPIxBUF reg ow has occurre	oletely received ister ed	d and discarde	d; the user softw	/are has not rea	d the previous				
bit 5	SRXMPT: Re	ceive FIFO Em	pty bit (valid i	n Enhanced B	uffer mode)						
	1 = Receive I 0 = Receive I	FIFO is empty FIFO is not em	pty'								
bit 4-2	<ul> <li>4-2 SISEL&lt;2:0&gt;: SPIx Buffer Interrupt Mode bits (valid in Enhanced Buffer mode)</li> <li>111 = Interrupt when the SPIx transmit buffer is full (SPITBF bit is set)</li> <li>100 = Interrupt when the last bit is shifted into SPIxSR, as a result, the TX FIFO is empty</li> <li>101 = Interrupt when the last bit is shifted out of SPIxSR, now the transmit is complete</li> <li>100 = Interrupt when one data is shifted into the SPIxSR, as a result, the TX FIFO has one open spot</li> <li>011 = Interrupt when the SPIx receive buffer is full (SPIRBF bit is set)</li> <li>010 = Interrupt when the SPIx receive buffer is 3/4 or more full</li> <li>001 = Interrupt when data is available in the receive buffer (SRMPT bit is set)</li> <li>000 = Interrupt when the last data in the receive buffer is read, and as a result, the buffer is empty (SRXMPT bit set)</li> </ul>										

### REGISTER 15-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

### **REGISTER 17-2: UxSTA: UARTX STATUS AND CONTROL REGISTER**

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1
UTXISEL1	TXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0

Legend:	C = Clearable bit	HC = Hardware Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15,13 UTXISEL<1:0>: Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)
- bit 14 **TXINV:** Transmit Polarity Inversion bit IREN = 0: 1 = TX Idle state is '0' 0 = TX Idle state is '1' **IREN =** 1: 1 = IrDA<sup>®</sup> encoded TX Idle state is '1' 0 = IrDA encoded TX Idle state is '0' bit 12 Unimplemented: Read as '0' UTXBRK: Transmit Break bit bit 11 1 = Sends Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion 0 = Sync Break transmission is disabled or completed bit 10 UTXEN: Transmit Enable bit 1 = Transmit is enabled, UxTX pin controlled by UARTx 0 = Transmit is disabled, any pending transmission is aborted and the buffer is reset. UxTX pin is controlled by the PORT. bit 9 UTXBF: Transmit Buffer Full Status bit (read-only) 1 = Transmit buffer is full 0 = Transmit buffer is not full, at least one more character can be written bit 8 TRMT: Transmit Shift Register Empty bit (read-only) 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit Shift Register is not empty, a transmission is in progress or queued bit 7-6 URXISEL<1:0>: Receive Interrupt Mode Selection bits 11 = Interrupt is set on RSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer; receive buffer has one or more characters bit 5 ADDEN: Address Character Detect bit (bit 8 of received data = 1)
  - 1 = Address Detect mode is enabled. If 9-bit mode is not selected, this does not take effect.
  - 0 = Address Detect mode is disabled

RE 19-2: ALARM MASK S	ETTINGS				
Alarm Mask Setting (AMASK<3:0>)	Day of the Week	Month Day	Hours	Minutes	Seconds
0000 – Every half second 0001 – Every second				:	
0010 – Every 10 seconds				:	s
0011 – Every minute				:	s s
0100 – Every 10 minutes				:	s s
0101 – Every hour				: m m ;	S S
0110 – Every day			h h	: m m ;	S S
0111 – Every week	d		h h	: m m ;	S S
1000 – Every month		/ d d	hh	<b>:</b> m m ;	S S
1001 – Every year <sup>(1)</sup>		m m / d d	h h	: m m ;	s s
Note 1: Annually, except when o	configured for	r February 29.			

### REGISTER 20-1: CRCCON: CRC CONTROL REGISTER

U-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0		
_		CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0		
bit 15							bit 8		
R-0	R-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CRCFUL	CRCMPT	<u> </u>	CRCGO	PLEN3	PLEN2	PLEN1	PLEN0		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writab			oit	U = Unimplemented bit, read as '0'					
-n = Value a	at POR	'1' = Bit is set	set '0' = Bit is cleared		ared	x = Bit is unknown			
bit 15-14	Unimplement	ed: Read as '0							
bit 13	CSIDL: CRC S	Stop in Idle Moo	le bit						
	1 = Discontinues	ues module ope s module operat	eration when th tion in Idle mod	le device enters de	s Idle mode				
bit 12-8	VWORD<4:0>	Pointer Value	bits						
	Indicates the number of valid words in the FIFO. It has a maximum value of 8 when PLEN<3:0> > 7 or 16 when PLEN<3:0> < 7.								
bit 7	CRCFUL: FIFO Full bit								
	1 = FIFO is full 0 = FIFO is not full								
bit 6	CRCMPT: FIFO Empty bit								
	1 = FIFO is empty 0 = FIFO is not empty								
bit 5	Unimplemented: Read as '0'								
bit 4	CRCGO: Start CRC bit								
	1 = Starts CR	C serial shifter							
	0 = CRC seria	al shifter is turne	ed off						
bit 3-0	PLEN<3:0>: Polynomial Length bits								
	Denotes the le	ength of the poly	nomial to be g	generated minu	s 1.				

### 20.4 Operation in Power Save Modes

### 20.4.1 SLEEP MODE

If Sleep mode is entered while the module is operating, the module will be suspended in its current state until clock execution resumes.

### 20.4.2 IDLE MODE

To continue full module operation in Idle mode, the CSIDL bit must be cleared prior to entry into the mode.

If CSIDL = 1, the module will behave the same way as it does in Sleep mode. Pending interrupt events will be passed on, even though the module clocks are not available.

### 26.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit<sup>™</sup> 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows<sup>®</sup> programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit<sup>™</sup> 2 enables in-circuit debugging on most PIC<sup>®</sup> microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

### 26.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

### 26.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta A/D, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

DC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical <sup>(1)</sup>	Мах	Units	Conditions				
Operating Current (IDD) <sup>(2)</sup>								
DC20	1.6	4.0	mA	-40°C				
DC20a	1.6	4.0	mA	+25°C	2.5∨ <sup>(3)</sup>			
DC20b	1.6	4.0	mA	+85°C				
DC20d	1.6	4.0	mA	-40°C				
DC20e	1.6	4.0	mA	+25°C	3.6∨ <sup>(4)</sup>			
DC20f	1.6	4.0	mA	+85°C				
DC23	6.0	12	mA	-40°C		4 MIPS		
DC23a	6.0	12	mA	+25°C	2.5∨ <sup>(3)</sup>			
DC23b	6.0	12	mA	+85°C				
DC23d	6.0	12	mA	-40°C				
DC23e	6.0	12	mA	+25°C	3.6V <sup>(4)</sup>			
DC23f	6.0	12	mA	+85°C				
DC24	20	32	mA	-40°C		16 MIPS		
DC24a	20	32	mA	+25°C	2.5∨ <sup>(3)</sup>			
DC24b	20	32	mA	+85°C				
DC24d	20	32	mA	-40°C				
DC24e	20	32	mA	+25°C	3.6V <sup>(4)</sup>			
DC24f	20	32	mA	+85°C				
DC31	70	150	μA	-40°C				
DC31a	100	200	μA	+25°C	2.5∨ <sup>(3)</sup>			
DC31b	200	400	μA	+85°C				
DC31d	70	150	μA	-40°C				
DC31e	100	200	μA	+25°C	3.6∨ <sup>(4)</sup>			
DC31f	200	400	μA	+85°C				

#### TABLE 27-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail-to-rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating and PMD bits are set.
- 3: On-chip voltage regulator is disabled (ENVREG tied to Vss).
- 4: On-chip voltage regulator is enabled (ENVREG tied to VDD).

AC CHARACTERISTICS		Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$								
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions			
Device Supply										
AD01	AVdd	Module VDD Supply	Greater of VDD – 0.3 or 2.0	—	Lesser of VDD + 0.3 or 3.6	V				
AD02	AVss	Module Vss Supply	Vss – 0.3		Vss + 0.3	V				
Reference Inputs										
AD05	Vrefh	Reference Voltage High	AVss + 1.7		AVdd	V				
AD06	Vrefl	Reference Voltage Low	AVss	_	AVDD - 1.7	V				
AD07	Vref	Absolute Reference Voltage	AVss - 0.3	—	AVDD + 0.3	V				
AD08	IVREF	Reference Voltage Input Current	—	—	1.25	mA				
AD09	ZVREF	Reference Input Impedance	—	10K	—	Ω				
		·	Analog	Input			•			
AD10	VINH-VINL	Full-Scale Input Span <sup>(2)</sup>	VREFL		Vrefh	V				
AD11	Vin	Absolute Input Voltage	AVss - 0.3		AVDD + 0.3	V				
AD12	_	Leakage Current	_	±0.001	±0.610	μA	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V, Source Impedance = 2.5 k\Omega			
AD14	VINL	Absolute VINL Input Voltage	AVss - 0.3		AVDD/2	V				
AD17	Rin	Recommended Impedance of Analog Voltage	—	—	2.5K					
	-		A/D Acc	uracy		-				
AD20a	Nr	Resolution	10 data bits		bits					
AD21a	INL	Integral Nonlinearity <sup>(2)</sup>	—	<u>+</u> 1	<±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V			
AD22a	DNL	Differential Nonlinearity <sup>(2)</sup>	—	<u>+</u> 0.5	<±1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3V			
AD23a	Gerr	Gain Error <sup>(2)</sup>	—	<u>+</u> 1	±3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V			
AD24a	EOFF	Offset Error <sup>(2)</sup>	—	<u>+</u> 1	±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V			
AD25a	_	Monotonicity <sup>(1)</sup>	_	_	_	—	Guaranteed			

### TABLE 27-22: A/D MODULE SPECIFICATIONS

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: Measurements are taken with external VREF+ and VREF- used as the A/D voltage reference.

### APPENDIX A: REVISION HISTORY

### **Revision A (September 2005)**

Original data sheet for PIC24FJ128GA010 family devices.

### Revision B (March 2006)

Update of electrical specifications.

### Revision C (June 2006)

Update of electrical specifications.

### **Revision D (September 2007)**

Minor changes in the overall data sheet

### **Revision E (October 2009)**

Updated to remove Preliminary status.

### **Revision F (January 2012)**

Added Section 2.0 "Guidelines for Getting Started with 16-bit Microcontrollers". In Section 28.0 "Packaging Information", Land Patterns of all the packaging have been added. Minor edits to text throughout the document.

### **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187

Fax: 86-571-2819-3189 China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Osaka** Tel: 81-66-152-7160 Fax: 81-66-152-9310

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Kuala Lumpur** Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-330-9305

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820