



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, LINbus, SAI, SDIO, SPI, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LCD, POR, PWM, WDT
Number of I/O	161
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	208-LQFP
Supplier Device Package	208-LQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f469bgt6

Contents STM32F469xx

Contents

1	Desc	cription	12
	1.1	Compatibility throughout the family	15
		1.1.1 LQFP176 package	16
		1.1.2 LQFP208 package	17
		1.1.3 UFBGA176 package	18
		1.1.4 TFBGA216 package	19
2	Fund	ctional overview	21
	2.1	$ARM^®$ $Cortex^®$ -M4 with FPU and embedded Flash and $SRAM$	21
	2.2	Adaptive real-time memory accelerator (ART Accelerator™)	21
	2.3	Memory protection unit	21
	2.4	Embedded Flash memory	22
	2.5	CRC (cyclic redundancy check) calculation unit	22
	2.6	Embedded SRAM	22
	2.7	Multi-AHB bus matrix	22
	2.8	DMA controller (DMA)	23
	2.9	Flexible Memory Controller (FMC)	24
	2.10	Quad-SPI memory interface (QUADSPI)	25
	2.11	LCD-TFT controller	25
	2.12	DSI Host (DSIHOST)	25
	2.13	Chrom-ART Accelerator™ (DMA2D)	27
	2.14	Nested vectored interrupt controller (NVIC)	27
	2.15	External interrupt/event controller (EXTI)	27
	2.16	Clocks and startup	28
	2.17	Boot modes	28
	2.18	Power supply schemes	
	2.19	Power supply supervisor	30
		2.19.1 Internal reset ON	
		2.19.2 Internal reset OFF	30
	2.20	Voltage regulator	31
		2.20.1 Regulator ON	31
		2.20.2 Regulator OFF	32



	2.20.3 Regulator ON/OFF and internal reset ON/OFF availability
2.21	Real-time clock (RTC), backup SRAM and backup registers
2.22	Low-power modes
2.23	V _{BAT} operation
2.24	Timers and watchdogs
	2.24.1 Advanced-control timers (TIM1, TIM8)
	2.24.2 General-purpose timers (TIMx)
	2.24.3 Basic timers TIM6 and TIM7
	2.24.4 Independent watchdog
	2.24.5 Window watchdog
	2.24.6 SysTick timer
2.25	Inter-integrated circuit interface (I ² C)
2.26	Universal synchronous/asynchronous receiver transmitters (USART) 39
2.27	Serial peripheral interface (SPI)
2.28	Inter-integrated sound (I ² S)
2.29	Serial Audio interface (SAI1)
2.30	Audio PLL (PLLI2S)
2.31	Audio and LCD PLL(PLLSAI)
2.32	Secure digital input/output interface (SDIO)
2.33	Ethernet MAC interface with dedicated DMA and IEEE 1588 support 42
2.34	Controller area network (bxCAN)
2.35	Universal serial bus on-the-go full-speed (OTG_FS)
2.36	Universal serial bus on-the-go high-speed (OTG_HS) 43
2.37	Digital camera interface (DCMI)
2.38	Random number generator (RNG)
2.39	General-purpose input/outputs (GPIOs)
2.40	Analog-to-digital converters (ADCs)
2.41	Temperature sensor
2.42	Digital-to-analog converter (DAC)
2.43	Serial wire JTAG debug port (SWJ-DP)
2.44	Embedded Trace Macrocell™
Pino	uts and pin description

3

Functional overview STM32F469xx

2.4 Embedded Flash memory

The devices embed a Flash memory of up to 2 Mbytes available for storing programs and data.

2.5 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a software signature during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

2.6 Embedded SRAM

All devices embed:

- Up to 384Kbytes of system SRAM including 64 Kbytes of CCM (core coupled memory) data RAM
 - RAM memory is accessed (read/write) at CPU clock speed with 0 wait states.
- 4 Kbytes of backup SRAM

This area is accessible only from the CPU. Its content is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.

2.7 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, Ethernet, USB HS, LCD-TFT, and DMA2D) and the slaves (Flash memory, RAM, FMC, QUADSPI, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

Functional overview STM32F469xx

The DSI Host main features:

- Compliant with MIPI[®] Alliance standards
- Interface with MIPI[®] D-PHY
- Supports all commands defined in the MIPI[®] Alliance specification for DCS:
 - Transmission of all Command mode packets through the APB interface
 - Transmission of commands in low-power and high-speed during Video Mode
- Supports up to two D-PHY data lanes
- Bidirectional communication and escape mode support through data lane 0
- Supports non-continuous clock in D-PHY clock lane for additional power saving
- Supports Ultra Low-Power mode with PLL disabled
- ECC and Checksum capabilities
- Support for End of Transmission Packet (EoTp)
- Fault recovery schemes
- 3D transmission support
- Configurable selection of system interfaces:
 - AMBA APB for control and optional support for Generic and DCS commands
 - Video Mode interface through LTDC
 - Adapted Command Mode interface through LTDC
- Independently programmable Virtual Channel ID in
 - Video Mode
 - Adapted Command Mode
 - APB Slave

Video Mode interfaces features:

- LTDC interface color coding mappings into 24-bit interface:
 - 16-bit RGB, configurations 1, 2, and 3
 - 18-bit RGB, configurations 1 and 2
 - 24-bit RGB
- Programmable polarity of all LTDC interface signals
- Extended resolutions beyond the DPI standard maximum resolution of 800x480 pixels: maximum resolution is limited by available DSI physical link bandwidth:
 - Number of lanes: 2
 - Maximum speed per lane: 500Mbps

Adapted interface features:

- Support for sending large amounts of data through the memory_write_start (WMS) and memory_write_continue (WMC) DCS commands
- LTDC interface color coding mappings into 24-bit interface:
 - 16-bit RGB, configurations 1, 2, and 3
 - 18-bit RGB, configurations 1 and 2
 - 24-bit RGB



Functional overview STM32F469xx

Like backup SRAM, the RTC and backup registers are supplied through a switch that is powered either from the V_{DD} supply when present or from the V_{BAT} pin.

2.22 Low-power modes

The devices support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled.

The voltage regulator can be put either in main regulator mode (MR) or in low-power mode (LPR). Both modes can be configured as follows (see *Table 5*):

- Normal mode (default mode when MR or LPR is enabled)
- Under-drive mode.

The device can be woken up from the Stop mode by any of the EXTI line (the EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm / wakeup / tamper / time stamp events, the USB OTG FS/HS wakeup or the Ethernet wakeup).

Voltage regulator configuration	Main regulator (MR)	Low-power regulator (LPR)
Normal mode	MR ON	LPR ON
Under-drive mode	MR in under-drive mode	LPR in under-drive mode

Table 5. Voltage regulator modes in stop mode

Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.2 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, the SRAM and register contents are lost except for registers in the backup domain and the backup SRAM when selected.

The device exits the Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm / wakeup / tamper /time stamp event occurs.

The standby mode is not supported when the embedded voltage regulator is bypassed and the 1.2 V domain is controlled by an external power.

2.23 V_{BAT} operation

The V_{BAT} pin allows to power the device V_{BAT} domain from an external battery, an external supercapacitor, or from V_{DD} when no external battery and an external supercapacitor are present.



STM32F469xx Functional overview

2.24.4 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

2.24.5 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

2.24.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source.

2.25 Inter-integrated circuit interface (I²C)

Up to three I²C bus interfaces can operate in multimaster and slave modes. They can support the standard (up to 100 KHz), and fast (up to 400 KHz) modes. They support the 7/10-bit addressing mode and the 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SMBus 2.0/PMBus.

The devices also include programmable analog and digital noise filters (see Table 7).

Table 7. Comparison of I2C analog and digital filters

Filter	Analog	Digital
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks

2.26 Universal synchronous/asynchronous receiver transmitters (USART)

The devices embed four universal synchronous/asynchronous receiver transmitters (USART1, USART2, USART3 and USART6) and four universal asynchronous receiver transmitters (UART4, UART5, UART7, and UART8).

These six interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. The USART1 and USART6 interfaces are able to

STM32F469xx Functional overview

2.40 Analog-to-digital converters (ADCs)

Three 12-bit analog-to-digital converters are embedded and each ADC shares up to 16 external channels, performing conversions in the single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, TIM2, TIM3, TIM4, TIM5, or TIM8 timer.

2.41 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 1.7 V and 3.6 V. The temperature sensor is internally connected to the same input channel as V_{BAT} , ADC1_IN18, which is used to convert the sensor output voltage into a digital value. When the temperature sensor and V_{BAT} conversion are enabled at the same time, only V_{BAT} conversion is performed.

As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part should be used.

2.42 Digital-to-analog converter (DAC)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- 8-bit or 10-bit monotonic output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- · dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- external triggers for conversion
- input voltage reference V_{REF+}

Eight DAC trigger inputs are used in the device. The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.



Table 10. STM32F469xx pin and ball definitions (continued)

Pin number								TOOM PITTURE				ons (continuea)	
LQFP100	LQFP144	UFBGA169	WLCSP168	UFBGA176	LQFP176	LQFP208	TFBGA216	Pin name (function after reset) ⁽¹⁾	Pin types	I/O structures	Notes	Alternate functions	Additional functions
96	136	B4	A9	B5	165	196	B5	PB7	I/O	FT	-	TIM4_CH2, I2C1_SDA, USART1_RX, FMC_NL, DCMI_VSYNC, EVENTOUT	-
97	137	A5	F8	D6	166	197	E6	воото	1	В	-	-	VPP
98	138	D4	В9	A5	167	198	A7	PB8	I/O	FT	-	TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, ETH_MII_TXD3, SDIO_D4, DCMI_D6, LCD_B6, EVENTOUT	-
99	139	C4	E9	В4	168	199	B4	PB9	I/O	FT	-	TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, CAN1_TX, SDIO_D5, DCMI_D7, LCD_B7, EVENTOUT	-
NC (2)	140	A4	A10	A4	169	200	A6	PE0	I/O	FT	-	TIM4_ETR, UART8_Rx, FMC_NBL0, DCMI_D2, EVENTOUT	-
NC (2)	141	А3	С9	А3	170	201	A5	PE1	I/O	FT	-	UART8_Tx, FMC_NBL1, DCMI_D3, EVENTOUT	-
-	-	E3	B10	D5	-	202	F6	VSS	S	-	-	-	-
-	142	C3	D9	C6	171	203	E5	PDR_ON	S	ı	-	-	-
100	143	D3	A11	C5	172	204	E7	VDD	S	-	-	-	-
-	-	В3	D10	D4	173	205	C3	PI4	I/O	FT	-	TIM8_BKIN, FMC_NBL2, DCMI_D5, LCD_B4, EVENTOUT	-
-	-	A2	C10	C4	174	206	D3	PI5	I/O	FT	-	TIM8_CH1, FMC_NBL3, DCMI_VSYNC, LCD_B5, EVENTOUT	-
-	-	A1	B11	C3	175	207	D6	PI6	I/O	FT	-	TIM8_CH2, FMC_D28, DCMI_D6, LCD_B6, EVENTOUT	-
-	-	B1	A12	C2	176	208	D4	PI7	I/O	FT	-	TIM8_CH3, FMC_D29, DCMI_D7, LCD_B7, EVENTOUT	-

- 1. Function availability depends on the chosen device.
- 2. NC (not-connected) pins are not bonded. They must be configured by software to output push-pull and forced to "0" in the output data register to avoid extra current consumption in low power modes.
- PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited:

 The speed should not exceed 2 MHz with a maximum load of 30 pF.
 - These I/Os must not be used as a current source (e.g. to drive an LED).
- 4. Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset). For details on how to manage these I/Os, refer to the RTC register description sections in the STM32F4xx reference manual, available from the STMicroelectronics website: www.st.com.
- 5. FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).



Memory mapping STM32F469xx

Table 13. STM32F469xx register boundary addresses⁽¹⁾

Bus	Boundary address	Peripheral
-	0xE00F FFFF - 0xFFFF FFFF	Reserved
Cortex [®] -M4	0xE000 0000 - 0xE00F FFFF	Cortex®-M4 internal peripherals
	0xD000 0000 - 0xDFFF FFFF	FMC bank 6
	0xC000 0000 - 0xCFFF FFFF	FMC bank 5
	0xA000 1000 - 0xA0001FFF	Quad-SPI control register
	0xA000 2000 - 0xBFFF FFFF	Reserved
AHB3	0xA000 0000- 0xA000 0FFF	FMC control register
	0x9000 0000 - 0x9FFF FFFF	Quad-SPI bank
	0x8000 0000 - 0x8FFF FFFF	FMC bank 3
	0x7000 0000 - 0x7FFF FFFF	FMC bank 2 (reserved)
	0x6000 0000 - 0x6FFF FFFF	FMC bank 1
-	0x5006 0C00- 0x5FFF FFFF	Reserved
	0x5006 0800 - 0x5006 0BFF	RNG
	0x5005 0400 - 0x5006 07FF	Reserved
AHB2	0x5005 0000 - 0x5005 03FF	DCMI
	0x5004 0000- 0x5004 FFFF	Reserved
	0x5000 0000 - 0x5003 FFFF	USB OTG FS

Table 33. Peripheral current consumption

-	louimb and		I _{DD} (Typ) ⁽¹⁾		l lmit	
۲	eripheral	Scale 1	Scale 2	Scale 3	Unit	
	GPIOA	3.16	3.00	2.58		
	GPIOB	2.67	2.62	2.25		
	GPIOC	2.42	2.31	2.10		
	GPIOD	2.22	2.10	1.79		
	GPIOE	2.60	2.48	2.23		
	GPIOF	2.39	2.27	2.08		
	GPIOG	2.27	2.13	1.98		
	GPIOH	2.34	2.20	2.02		
	GPIOI	2.52	2.37	2.17		
AHB1	GPIOJ	2.16	2.03	1.86		
(up to 180 MHz)	GPIOK	2.20	2.06	1.89	μA/MHz	
100 WII 12)	OTG_HS+ULPI	36.49	33.89	29.90		
	CRC	0.62	0.55	0.50		
	BKPSRAM	0.83	0.74	0.63		
	DMA1 ⁽²⁾	3.3 x N + 6.8	3 x N + 6.3	2.7 x N + 5.5		
	DMA2 ⁽²⁾	3.4 x N + 5.7	3.1 x N + 5.3	2.8 x N + 4.6		
	DMA2D	33.33	30.66	26.98		
	ETH_MAC ETH_MAC_TX ETH_MAC_RX ETH_MAC_PTP	22.30	20.69	18.19		
AHB2	USB_OTG_FS	34.33	31.96	28.35		
(up to	DVCMI	3.61	3.35	2.98	µA/MHz	
180 MHz)	RNG	1.94	1.82	1.61		
AHB3	QUADSPI	16.83	15.57	13.83	\ /\ \ \ /\ \ \ \ !	
(up to 180 MHz)	FMC	17.22	15.92	14.00	μΑ/MHz	
В	us matrix ⁽³⁾	12.17	11.19	9.97	µA/MHz	

	Table 477 Bol 7 E2 Grandotoriotics (Germinaea)										
Symbol	Parameter	Conditions	Min	Тур	Max	Unit					
		f _{VCO_OUT} = 500 MHz	ı	0.55	0.70						
I _{DD(PLL)}	PLL power consumption on V _{DD12}	f _{VCO_OUT} = 600 MHz	ı	0.65	0.80	mA					
		f _{VCO_OUT} = 1000 MHz	-	0.95	1.20						

Table 47. DSI-PLL characteristics⁽¹⁾ (continued)

5.3.15 MIPI D-PHY regulator characteristics

The parameters given in *Table 48* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 17*.

Table 48. DSI regulator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{DD12DSI}	1.2 V internal voltage on V _{DD12DSI}	-	1.15	1.20	1.30	V	
C _{EXT}	External capacitor on V _{CAPDSI}	-	1.1	2.2	3.3	μF	
ESR	External Serial Resistor	-	0	25	600	mΩ	
I _{DDDSIREG}	Regulator power consumption	-	100	120	125	μA	
	DSI system (regulator, PLL and	Ultra Low Power Mode (Reg. ON + PLL OFF)	-	290	600	μA	
I _{DDDSI}	D-PHY) current consumption on V _{DDDSI}	Stop State (Reg. ON + PLL OFF)	-	290	600	μΑ	
	DSI system current consumption on	10 MHz escape clock (Reg. ON + PLL OFF)	-	4.3	5.0	- mA	
IDDDSILP	V _{DDDSI} in LP mode communication ⁽²⁾	20 MHz escape clock (Reg. ON + PLL OFF)	-	4.3	5.0	IIIA	
	DSI system (regulator, PLL and D-PHY) current consumption on V _{DDDSI} in HS mode communication ⁽³⁾	300 Mbps - 1 data lane (Reg. ON + PLL ON)	-	8.0	8.8	mA	
		300 Mbps - 2data lane (Reg. ON + PLL ON)	-	11.4	12.5		
I _{DDDSIHS}		500 Mbps - 1 data lane (Reg. ON + PLL ON)	-	13.5	14.7		
		500 Mbps - 2data lane (Reg. ON + PLL ON)	-	18.0	19.6		
	DSI system (regulator, PLL and D-PHY) current consumption on V _{DDDSI} in HS mode with CLK like payload	500 Mbps - 2data lane (Reg. ON + PLL ON)	-	21.4	23.3		
+	Startup dolay	C _{EXT} = 2.2 μF	-	110	-	116	
t _{WAKEUP}	Startup delay	C _{EXT} = 3.3 μF	-	-	160	μs	
I _{INRUSH}	Inrush current on V _{DDDSI}	External capacitor load at start	-	60	200	mA	

^{1.} Based on test during characterization.

^{3.} Values based on an average traffic (3/4 HS traffic & 1/4 LP) in Video Mode.



^{1.} Based on test during characterization.

^{2.} Values based on an average traffic in LP Command Mode.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t _{SC}	Control in (ULPI_DIR, ULPI_NXT) setup time	-	2.0	-	-	
t _{HC}	Control in (ULPI_DIR, ULPI_NXT) hold time	-	1.5	-	-	
t _{SD}	Data in setup time	-	1.0	-	-	
t _{HD}	Data in hold time	-	1.0	ı	-	
		$2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V},$ $C_L = 20 \text{ pF}$	-	7.5	9.0	ns
t _{DC} /t _{DD}	Data/control output delay	$2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V},$ $C_L = 15 \text{ pF and}$ $-40 < T < 125^{\circ}\text{C}$	-	7.5	12.0	
		1.7 V < V _{DD} < 3.6 V, C _L = 15 pF and -40 < T < 90°C	-	7.5	11.5	

Table 72. Dynamic characteristics: USB ULPI⁽¹⁾

Ethernet characteristics

Unless otherwise specified, the parameters given in *Table 73*, *Table 74* and *Table 75* for SMI, RMII and MII are derived from tests performed under the ambient temperature, f_{HCLK} frequency and V_{DD} supply voltage conditions summarized in *Table 17*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF

152/217

Measurement points are done at CMOS levels: 0.5 V_{DD}.

Refer to Section 5.3.20 for more details on the input/output characteristics.

Table 73 gives the list of Ethernet MAC signals for the SMI (station management interface) and *Figure 51* shows the corresponding timing diagram.




Figure 51. Ethernet SMI timing diagram

DocID028196 Rev 4

^{1.} Guaranteed based on test during characterization.

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} =18 MHz	10.3	10.4	-	bits
SINAD	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 1.7 \text{ V}$	64	64.2	-	
SNR	Signal-to-noise ratio	Input Frequency = 20 KHz	64	65	-	dB
THD	Total harmonic distortion	Temperature = 25 °C	- 67	- 72	-	

^{1.} Guaranteed based on test during characterization.

Table 81. ADC dynamic accuracy at $f_{ADC} = 36 \text{ MHz} - \text{limited test conditions}^{(1)}$

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} =36 MHz	10.6	10.8	-	bits
SINAD	Signal-to noise and distortion ratio	V _{DDA} = V _{REF+} = 3.3 V	66	67	-	
SNR	Signal-to noise ratio	Input Frequency = 20 KHz	64	68	-	dB
THD	Total harmonic distortion	Temperature = 25 °C	- 70	- 72	-	

^{1.} Guaranteed based on test during characterization.

Note:

ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section 5.3.20 does not affect the ADC accuracy.






Figure 58. 12-bit buffered/non-buffered DAC

 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

5.3.29 FMC characteristics

Unless otherwise specified, the parameters given in Tables 88 through 101 for the FMC interface are derived from tests performed under the ambient temperature, f_{HCLK} frequency and V_{DD} supply voltage conditions summarized in Table 17, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels: 0.5 V_{DD}

Refer to Section 5.3.20 for more details on the input/output characteristics.

Asynchronous waveforms and timings

Figures 59 through 62 represent asynchronous waveforms, and Tables 88 through 95 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- AddressSetupTime = 0x1
- AddressHoldTime = 0x1
- DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
- BusTurnAroundDuration = 0x0
- Capacitive load C_L = 30 pF

477

Table 92. Asynchronous multiplexed PSRAM/NOR read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	3T _{HCLK} - 1	3T _{HCLK} +0.5	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	2T _{HCLK} - 0.5	2T _{HCLK}	•
t _{tw(NOE)}	FMC_NOE low time	T _{HCLK} - 1	T _{HCLK} +1	•
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	1	-	•
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	2	•
t _{v(NADV_NE)}			2	•
t _{w(NADV)}	FMC_NADV low time	T _{HCLK} - 0.5	T _{HCLK} +0.5	•
t _{h(AD_NADV)}	th(AD_NADV) FMC_AD(address) valid hold time after FMC_NADV high)		-	ns
t _{h(A_NOE)}	Address hold time after FMC_NOE high	T _{HCLK} - 0.5	-	•
t _{h(BL_NOE)}	FMC_BL time after FMC_NOE high	0	-	•
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	2	•
t _{su(Data_NE)} Data to FMC_NEx high setup time		T _{HCLK} +1.5	-	•
t _{su(Data_NOE)}	t _{su(Data_NOE)} Data to FMC_NOE high setup time		-	
t _{h(Data_NE)}	Data hold time after FMC_NEx high	0	-	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	0	-	•

^{1.} Based on test during characterization.

Table 93. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	8T _{HCLK} +0.5	8T _{HCLK} +2	
t _{w(NOE)}	FMC_NWE low time	5T _{HCLK} - 1	5T _{HCLK} +1.5	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	5T _{HCLK} +1.5	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4T _{HCLK} +1	-	

^{1.} Based on test during characterization.

Table 97. Synchronous multiplexed PSRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period, V _{DD} range= 2.7 to 3.6 V	2T _{HCLK} - 1	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	1.5	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	T _{HCLK}	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	0	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	0	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	T _{HCLK}	-	
t _{d(CLKL-NWEL)}	FMC_CLK low to FMC_NWE low	-	0	ns
t _(CLKH-NWEH)	FMC_CLK high to FMC_NWE high	T _{HCLK} -0.5	-	115
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	-	3	
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t _{d(CLKL-DATA)}	FMC_A/D[15:0] valid data after FMC_CLK low	-	3	
t _{d(CLKL-NBLL)}	FMC_CLK low to FMC_NBL low	0	-	
t _{d(CLKH-NBLH)}	FMC_CLK high to FMC_NBL high	T _{HCLK} -0.5	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	4	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	0	-	

^{1.} Based on test during characterization.



5.3.30 Quad-SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 106* and *Table 107* for Quad-SPI are derived from tests performed under the ambient temperature, f_{AHB} frequency and V_{DD} supply voltage conditions summarized in Table xx, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels: 0.5 V_{DD}

Refer to *Section 5.3.20* for more details on the input/output alternate function characteristics.

Symbol	Parameter	Parameter Test conditions		Тур	Max	Unit			
F _{ck}	Ound CDI plack from an an	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{C}_{L} = 20 \text{ pF}$	-	-	90	NAL 1-			
1/t _(CK)	Quad-SPI clock frequency	$1.71 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}, \text{C}_{\text{L}} = 15 \text{ pF}$	-	-	84	MHz			
t _{w(CKH)}	Quad-SPI clock high time	-	t _(CK) /2-1	-	t _(CK) /2				
t _{w(CKL)}	Quad-SPI clock low time	-	t _(CK) /2	-	t _(CK) /2+1				
t _{s(IN)}	Data input set-up time	-	0.5	-	-	ns			
t _{h(IN)}	Data input hold time	-	3	-	-	115			
t _{v(OUT)}	Data output valid time	-	-	3	4				
t _{h(OUT)}	Data output hold time	-	2.5	-	-				

Table 106. Quad-SPI characteristics in SDR mode⁽¹⁾

^{1.} Guaranteed based on test during characterization.




Figure 73. Quad-SPI SDR timing diagram

Table 114. LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	21.800	22.000	22.200	0.8583	0.8661	0.8740	
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953	
D3	-	17.500	-	-	0.6890	-	
E	21.800	22.000	22.200	0.8583	0.8661	0.8740	
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953	
E3	-	17.500	-	-	0.6890	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7°	0°	3.5°	7°	
ccc	-	-	0.080	-	-	0.0031	


^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

STM32F469xx Package information

usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

6.3 WLCSP168 package information

Figure 86. WLCSP168 - 168-pin, 4.891 x 5.692 mm, 0.4 mm pitch wafer level chip scale package outline



Package information STM32F469xx

Table 120. LQFP208, 28 x 28 mm, 208-pin low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max	
С	0.090	-	0.200	0.0035	-	0.0079	
D	29.800	30.000	30.200	1.1732	1.1811	1.1890	
D1	27.800	28.000	28.200	1.0945	1.1024	1.1102	
D3	-	25.500	-	-	1.0039	-	
E	29.800	30.000	30.200	1.1732	1.1811	1.1890	
E1	27.800	28.000	28.200	1.0945	1.1024	1.1102	
E3	-	25.500	-	-	1.0039	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7.0°	0°	3.5°	7.0°	
ccc	-	-	0.080	-	-	0.0031	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.