

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, LINbus, SAI, SDIO, SPI, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LCD, POR, PWM, WDT
Number of I/O	106
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384К х 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 20x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f469zet6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.10 Quad-SPI memory interface (QUADSPI)

All STM32F469xx devices embeds a Quad-SPI memory interface, which is a specialized communication interface targeting Single, Dual, Quad or Dual-flash SPI memories. It can work in direct mode through registers, external flash status register polling mode and memory mapped mode. Up to 256 Mbytes external Flash memory are mapped, supporting 8, 16 and 32-bit access. Code execution is supported.

The opcode and the frame format are fully programmable. Communication can be either in Single Data Rate or Dual Data Rate.

2.11 LCD-TFT controller

The LCD-TFT display controller provides a 24-bit parallel digital RGB (Red, Green, Blue) and delivers all signals to interface directly to a broad range of LCD and TFT panels up to XGA (1024x768) resolution with the following features:

- 2 displays layers with dedicated FIFO (64x32-bit)
- Color Look-Up table (CLUT) up to 256 colors (256x24-bit) per layer
- Up to 8 Input color formats selectable per layer
- Flexible blending between two layers using alpha value (per pixel or constant)
- Flexible programmable parameters for each layer
- Color keying (transparency color)
- Up to 4 programmable interrupt events.

2.12 DSI Host (DSIHOST)

The DSI Host is a dedicated peripheral for interfacing with MIPI[®] DSI compliant displays. It includes a dedicated video interface internally connected to the LTDC and a generic APB interface that can be used to transmit information to the display.

These interfaces are as follows:


- LTDC interface:
 - Used to transmit information in Video Mode, in which the transfers from the host processor to the peripheral take the form of a real-time pixel stream (DPI).
 - Through a customized for mode, this interface can be used to transmit information in full bandwidth in the Adapted Command Mode (DBI).
- APB slave interface:
 - Allows the transmission of generic information in Command mode, and follows a proprietary register interface.
 - Can operate concurrently with either LTDC interface in either Video Mode or Adapted Command Mode.
- Video mode pattern generator:
 - Allows the transmission of horizontal/vertical color bar and D-PHY BER testing pattern without any kind of stimuli.



When the internal reset is OFF, the following integrated features are no more supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled
- The brownout reset (BOR) circuitry must be disabled
- The embedded programmable voltage detector (PVD) is disabled
- V_{BAT} functionality is no more available and V_{BAT} pin should be connected to V_{DD}.

All packages allow to disable the internal reset through the PDR_ON signal when connected to VSS.





1. PDR_ON signal to be kept always low.

2.20 Voltage regulator

The regulator has four operating modes:

- Regulator ON
 - Main regulator mode (MR)
 - Low power regulator (LPR)
 - Power-down
- Regulator OFF

2.20.1 Regulator ON

On packages embedding the BYPASS_REG pin, the regulator is enabled by holding BYPASS_REG low. On all other packages, the regulator is always enabled.



Since the internal voltage scaling is not managed internally, the external voltage value must be aligned with the targeted maximum frequency. Refer to *Operating conditions*. The two 2.2 μ F ceramic capacitors should be replaced by two 100 nF decoupling capacitors. Refer to *Section 2.18*.

When the regulator is OFF, there is no more internal monitoring on V_{12} . An external power supply supervisor should be used to monitor the V_{12} of the logic power domain. PA0 pin should be used for this purpose, and act as power-on reset on V_{12} power domain.

In regulator OFF mode, the following features are no more supported:

- PA0 cannot be used as a GPIO pin since it allows to reset a part of the V₁₂ logic power domain which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As a consequence, PA0 and NRST pins must be managed separately if the debug connection under reset or pre-reset is required.
- The over-drive and under-drive modes are not available.
- The Standby mode is not available.




Figure 10. Regulator OFF

The following conditions must be respected:

- V_{DD} should always be higher than V_{CAP_1} and V_{CAP_2} to avoid current injection between power domains.
- If the time for V_{CAP_1} and V_{CAP_2} to reach V₁₂ minimum value is faster than the time for V_{DD} to reach 1.7 V, then PA0 should be kept low to cover both conditions: until V_{CAP_1} and V_{CAP_2} reach V₁₂ minimum value and until V_{DD} reaches 1.7 V (see *Figure 11*).
- Otherwise, if the time for V_{CAP_1} and V_{CAP_2} to reach V₁₂ minimum value is slower than the time for V_{DD} to reach 1.7 V, then PA0 could be asserted low externally (see *Figure 12*).
- If V_{CAP_1} and V_{CAP_2} go below V₁₂ minimum value and V_{DD} is higher than 1.7 V, then a reset must be asserted on PA0 pin.

Note: The minimum value of V₁₂ depends on the maximum frequency targeted in the application (see Operating conditions).



DocID028196 Rev 4

2.24.4 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

2.24.5 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

2.24.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source.

2.25 Inter-integrated circuit interface (I²C)

Up to three I²C bus interfaces can operate in multimaster and slave modes. They can support the standard (up to 100 KHz), and fast (up to 400 KHz) modes. They support the 7/10-bit addressing mode and the 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SMBus 2.0/PMBus.

The devices also include programmable analog and digital noise filters (see Table 7).

Filter	Analog	Digital
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks

Table 7. Comparison of I2C analog and digital filters

2.26 Universal synchronous/asynchronous receiver transmitters (USART)

The devices embed four universal synchronous/asynchronous receiver transmitters (USART1, USART2, USART3 and USART6) and four universal asynchronous receiver transmitters (UART4, UART5, UART7, and UART8).

These six interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. The USART1 and USART6 interfaces are able to



DocID028196 Rev 4

			Pin nu	umber						es			
LQFP100	LQFP144	UFBGA169	WLCSP168	UFBGA176	LQFP176	LQFP208	TFBGA216	Pin name (function after reset) ⁽¹⁾	Pin types	I/O structures	Notes	Alternate functions	Additional functions
-	9	F3	G10	E2	16	16	D2	PF0	I/O	FT		I2C2_SDA, FMC_A0, EVENTOUT	-
-	10	G3	H10	H3	17	17	E2	PF1	I/O	FT		I2C2_SCL, FMC_A1, EVENTOUT	-
-	11	G5	G12	H2	18	18	G2	PF2	I/O	FT		I2C2_SMBA, FMC_A2, EVENTOUT	-
-	-	-	-	-	-	19	E3	PI12	I/O	FT		LCD_HSYNC, EVENTOUT	-
-	-	-	-	-	-	20	G3	PI13	I/O	FT		LCD_VSYNC, EVENTOUT	-
-	-	-	-	-	-	21	H3	PI14	I/O	FT		LCD_CLK, EVENTOUT	-
-	12	H4	H11	J2	19	22	H2	PF3	I/O	FT	(5)	FMC_A3, EVENTOUT	ADC3_IN9
-	13	L4	J10	J3	20	23	J2	PF4	I/O	FT	(5)	FMC_A4, EVENTOUT	ADC3_IN14
-	14	H3	H12	K3	21	24	K3	PF5	I/O	FT	(5)	FMC_A5, EVENTOUT	ADC3_IN15
7	15	G7	J11	G2	22	25	H6	VSS	S	-	-	-	-
8	16	G8	J12	G3	23	26	H5	VDD	S	-	-	-	-
-	-	-	-	K2	24	27	К2	PF6	I/O	FT	(5)	TIM10_CH1, SPI5_NSS, SAI1_SD_B, UART7_Rx, QUADSPI_BK1_IO3, EVENTOUT	ADC3_IN4
-	-	-	-	K1	25	28	К1	PF7	I/O	FT	(5)	TIM11_CH1, SPI5_SCK, SAI1_MCLK_B, UART7_Tx, QUADSPI_BK1_IO2, EVENTOUT	ADC3_IN5
-	-	-	-	L3	26	29	L3	PF8	I/O	FT	(5)	SPI5_MISO, SAI1_SCK_B, TIM13_CH1, QUADSPI_BK1_IO0, EVENTOUT	ADC3_IN6
-	-	-	-	L2	27	30	L2	PF9	I/O	FT	(5)	SPI5_MOSI, SAI1_FS_B, TIM14_CH1, QUADSPI_BK1_IO1, EVENTOUT	ADC3_IN7
-	17	H1	K10	L1	28	31	L1	PF10	I/O	FT	(5)	QUADSPI_CLK, DCMI_D11, LCD_DE, EVENTOUT	ADC3_IN8
9	18	G2	K11	G1	29	32	G1	PH0-OSC_IN (PH0)	I/O	FT	-	EVENTOUT	OSC_IN
10	19	G1	K12	H1	30	33	H1	PH1-OSC_OUT (PH1)	I/O	FT	-	EVENTOUT	OSC_OUT
11	20	H2	H9	J1	31	34	J1	NRST	I/O	RST	-		
12	21	M1	J9	M2	32	35	M2	PC0	I/O	FT	(5)	OTG_HS_ULPI_STP, FMC_SDNWE, LCD_R5, EVENTOUT	ADC123_ IN10

Table 10. STM32F469xx pin and ball definitions (continued)



Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the informations given in this paragraph are based on characterization results obtained with typical external components specified in *Table 38*.

In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
R _F	Feedback resistor	-	-	18.4	-	MΩ		
	LSE current consumption	Low power mode ⁽²⁾	-	-	1			
I _{DD}		High drive mode ⁽²⁾	-	-	3	μA		
ACC _{LSE} ⁽³⁾	LSE accuracy	-	- 500	-	500	ppm		
C crit max	Maximum critical crystal g _m	Low power mode ⁽²⁾	-	-	0.56	μA/V		
G _m _crit_max		High drive mode ⁽²⁾	-	-	1.5	μΑνν		
t _{SU(LSE)} ⁽⁴⁾	Startup time	V_{DD} is stabilized	-	2	-	S		

Table 38. LSE oscillator characteristics (f_{LSE} = 32.768 kHz)⁽¹⁾

1. Guaranteed by design.


2. LSE mode cannot be changed "on the fly" otherwise, a glitch can be generated on OSCIN pin.

- 3. This parameter depends on the crystal used in the application. Refer to application note AN2867.
- 4. t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is based on characterization and not tested in production. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from www.st.com.







			naea)			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{DD(PLLI2S)} ⁽⁴⁾	PLLI2S power consumption on $\rm V_{\rm DD}$	VCO freq = 192 MHz VCO freq = 432 MHz	0.15 0.45	-	0.40 0.75	mA
	PLLI2S power consumption on $V_{\mbox{DDA}}$	VCO freq = 192 MHz VCO freq = 432 MHz	0.30 0.55	-	0.40 0.85	IIIA

Table 42. PLLI2S (audio PLL) characteristics (continued)

1. Take care of using the appropriate division factor M to have the specified PLL input clock values.

2. Guaranteed by design.

3. Value given with main PLL running.

4. Based on test during characterization.

Table 43. PLLSAI (audio and LCD-TFT PLL) characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
f _{PLLSAI_IN}	PLLSAI input clock ⁽¹⁾	-		0.95 ⁽²⁾	1	2.10	
f _{PLLSAI_OUT}	PLLSAI multiplier output clock	-	-		-	216	MHz
f _{VCO_OUT}	PLLSAI VCO output	-		192	-	432	
+	PLLSAI lock time	VCO freq = 192 MHz	2	75	-	200	110
t _{LOCK}		VCO freq = 432 MHz	2	100	-	300	μs
		Cycle to cycle at	RMS	-	90	-	
	Main CALalack iitten	12.288 MHz on 48KHz period, N=432, R=5	peak to peak	-	±280	-	ps
Jitter ⁽³⁾	Main SAI clock jitter	Average frequency o 12.288 MHz N = 432, R = 5 on 1000 samples	f	-	90	-	ps
	FS clock jitter	Cycle to cycle at 48 KHz on 1000 samples		-	400	-	ps
I _{DD(PLLSAI)} ⁽⁴⁾	PLLSAI power consumption on V_{DD}	VCO freq = 192 MHz VCO freq = 432 MHz		0.15 0.45	-	0.40 0.75	mA
I _{DDA(PLLSAI)} ⁽⁴⁾	PLLSAI power consumption on V_{DDA}	VCO freq = 192 MHz VCO freq = 432 MHz		0.30 0.55	-	0.40 0.85	

1. Take care of using the appropriate division factor M to have the specified PLL input clock values.

2. Guaranteed by design.

3. Value given with main PLL running.



Table 45. MIPI D-PHY characteristics ⁽¹⁾ (continued)								
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit		
V _{CMTX}	HS transmit common mode voltage	-	150	200	250			
ΔV _{CMTX}	V _{CMTX} mismatch when output is Differential-0	-	-	-	5			
V _{OD}	HS transmit differential voltage	-	140	200	270	mV		
$ \Delta V_{OD} $	V _{OD} mismatch when output is Differential-1 or Differential-0	-	-	-	14			
V _{OHHS}	HS output high voltage	-	-	-	360			
Z _{OS}	Single ended output impedance	-	40	50	62.5	Ω		
ΔZ_{OS}	Single ended output impedance mismatch	-	-	-	10	%		
t _{HSr} & t _{HSf}	20%-80% rise and fall time	-	100	-	0.35*UI	ps		
	LP Receiver	r Input Characteris	tics					
V _{IL}	Logic 0 input voltage (not in ULP State)	-	-	-	550			
V _{IL-ULPS}	Logic 0 input voltage in ULP State	-	-	-	300	mV		
V _{IH}	Input high level voltage	-	880	-	-			
V _{hys}	Voltage hysteresis	-	25	-	-			
	LP Emitter (Output Characteris	tics					
V _{IL}	Output low level voltage	-	1.1	1.2	1.2	V		
V _{IL-ULPS}	Output high level voltage	-	-50	-	50	mV		
V _{IH}	Output impedance of LP transmitter	-	110	-	-	Ω		
V _{hys}	15%-85% rise and fall time	-	-	-	25	ns		
	LP Contention	Detector Characte	ristics					
V _{ILCD}	Logic 0 contention threshold	_	-	-	200	mV		
V _{IHCD}	Logic 0 contention threshold	-	450	-	-			

Table 45. MIPI D-PHY	characteristics ⁽¹⁾	(continued)
----------------------	--------------------------------	-------------

1. Guaranteed based on test during characterization.



Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	$T_A = +25 \text{ °C}$ conforming to ANSI/ESDA/JEDEC JS-001	2	2000	
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C conforming to ANSI/ESD S5.3.1, LQFP100, LQFP144, LQFP176, LQFP208, UFBGA169, UFBGA176, TFBGA216 and WLCSP148 packages	C3	250	V

Table 55. ESD absolute maximum ratings

1. Guaranteed based on test during characterization.

Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latchup standard.

Table 56. Electrical sensitivities⁽¹⁾

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105 \text{ °C conforming to JESD78A}$	II level A

1. MSV on PA4 and PA5 is 5 V, versus 5.4 V on all IOs.

5.3.19 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of – 5 μ A/+0 μ A range), or other functional failure (for example reset, oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

The test results are given in *Table 57*.



Symbol		Functional s		
	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0 and NRST pins	- 0	NA	
I _{INJ}	Injected current on DSIHOST_D0P, DSIHOST_D0N, DSIHOST_D1P, DSIHOST_D0N, DSIHOST_CKP, DSIHOST_CKN pins	- 0	0	mA
·IINJ	Injected current on PA0 and PC0 pins	- 0	NA	
	Injected current on any other FT pin	- 5	NA	
	Injected current on any other pin	- 5	+ 5	

Table 57. I/O	current in	jection a	susce	ptibility	y ⁽¹⁾

1. NA = not applicable.

Note: It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

5.3.20 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 58* are derived from tests performed under the conditions summarized in *Table 17*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	FT, TTa and NRST I/O input low level voltage 1.7 V≤V _{DD} ≤3.6 V		-	-	$0.35V_{DD} - 0.04^{(1)}$	-
					0.3V _{DD} ⁽²⁾	
V _{IL}	BOOT0 I/O input low level	1.75 V≤V _{DD} ≤3.6 V, –40 °C≤T _A ≤105 °C	-	-	0.1V _{DD} +0.1 ⁽¹⁾	
	voltage 1.7 V≤V _{DD} ≤3.6 V, 0 °C≤T _A ≤105 °C		-	-	0.1VDD+0.1	v
	FT, TTa and NRST I/O input high level voltage ⁽⁵⁾ BOOT0 I/O input high level	17/10/ -26/	0.45V _{DD} +0.3 ⁽¹⁾			V
		1.7 V≤V _{DD} ≤3.6 V	0.7V _{DD} ⁽²⁾	-	-	
V _{IH}		1.75 V≤V _{DD} ≤3.6 V, –40 °C≤T _A ≤105 °C	0.17V _{DD} +0.7 ⁽¹⁾			
	voltage	1.7 V≤V _{DD} ≤3.6 V, 0 °C≤T _A ≤105 °C	0.17 VDD+0.7 V	_	-	

Table 58. I/O static characteristics



Table 73. Dynamics characteristics. Ethernet MAC signals for SMR					
Symbol	Parameter	Min	Тур	Max	Unit
t _{MDC}	MDC cycle time(2.38 MHz)	400	400	403	
T _{d(MDIO)}	Write data valid time	T _{HCLK} - 1	T _{HCLK}	T _{HCLK} + 1.5	ns
t _{su(MDIO)}	Read data setup time	12.5	-	-	115
t _{h(MDIO)}	Read data hold time	0	-	-	

Table 73. Dynamics characteristics: Ethernet MAC signals for SMI⁽¹⁾

1. Guaranteed based on test during characterization.

Table 74 gives the list of Ethernet MAC signals for the RMII and *Figure 52* shows the corresponding timing diagram.




Figure 52. Ethernet RMII timing diagram



Table 87. DAC characteristics (continued)						
Symbol	Parameter	Min	Тур	Max	Unit	Comments
	DAC DC VDDA current	-	280	380	μA	With no load, middle code (0x800) on the inputs
I _{DDA} ⁽⁴⁾	consumption in quiescent mode ⁽³⁾	-	475	625	μA	With no load, worst code (0xF1C) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
DNL ⁽⁴⁾	Differential non linearity Difference between two	-	-	±0.5	LSB	Given for the DAC in 10-bit configuration.
	consecutive code-1LSB)	-	-	±2	LSB	Given for the DAC in 12-bit configuration.
	Integral non linearity	-	-	±1	LSB	Given for the DAC in 10-bit configuration.
INL ⁽⁴⁾	(difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	-	-	±4	LSB	Given for the DAC in 12-bit configuration.
	Offset error	-	-	±10	mV	Given for the DAC in 12-bit configuration
Offset ⁽⁴⁾	(difference between measured value at Code	-	-	±3	LSB	Given for the DAC in 10-bit at V _{REF+} = 3.6 V
	(0x800) and the ideal value = V _{REF+} /2)	-	-	±12	LSB	Given for the DAC in 12-bit at V _{REF+} = 3.6 V
Gain error ⁽⁴⁾	Gain error	-	-	±0.5	%	Given for the DAC in 12-bit configuration
tsettling ⁽⁴⁾	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±4LSB	-	3	6	μs	C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 5 kΩ
THD ⁽⁴⁾	Total Harmonic Distortion Buffer ON	-	-	-	dB	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
Update rate ⁽²⁾	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
t _{WAKEUP} ⁽⁴⁾	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10	μs	$C_{LOAD} \le 50 \text{ pF}, R_{LOAD} \ge 5 \text{ k}\Omega$ input code between lowest and highest possible ones.
PSRR+ ⁽²⁾	Power supply rejection ratio (to V _{DDA}) (static DC measurement)	-	-67	-40	dB	No R _{LOAD} , C _{LOAD} = 50 pF

Table 87. DAC characteristics (continued)

1. V_{DDA} minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 2.19.2).

2. Guaranteed by design.

3. The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic consumption occurs.

4. Guaranteed based on test during characterization.



	synchronous non-multiplexed SRAW/P		icaa amings	
Symbol	Parameter	Min	Мах	Unit
t _{w(NE)}	FMC_NE low time	2T _{HCLK} – 0.5	2 T _{HCLK} +0.5	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	0	1	
t _{w(NOE)}	FMC_NOE low time	2T _{HCLK}	2T _{HCLK} + 0.5	
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	0	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	2	
t _{h(A_NOE)}	Address hold time after FMC_NOE high	0	-	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	2	
t _{h(BL_NOE)}	FMC_BL hold time after FMC_NOE high	0	-	ns
t _{su(Data_NE)}	Data to FMC_NEx high setup time	T _{HCLK} + 2.5	-	
t _{su(Data_NOE)}	Data to FMC_NOEx high setup time	T _{HCLK} +2	-	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	0	-	
t _{h(Data_NE)}	Data hold time after FMC_NEx high	0	-	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	-	0	1
t _{w(NADV)}	FMC_NADV low time	-	T _{HCLK} +1	

Table 88. Asynchronous non-multiplexed SRAM/PSRAM/NOR - read timings⁽¹⁾

1. Based on test during characterization.

Table 89. Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT
timings ⁽¹⁾

Symbol	Parameter	Min	Мах	Unit
t _{w(NE)}	FMC_NE low time	7T _{HCLK} +0.5	7T _{HCLK} +1	
t _{w(NOE)}	FMC_NWE low time	5T _{HCLK} – 1.5	5T _{HCLK} +2	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	5T _{HCLK} +1.5	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4T _{HCLK} +1	-	






Figure 60. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.

		(1)
Table 90. Asynchronous	non-multiplexed SRAM/	PSRAM/NOR write timings ⁽¹⁾


Symbol	Parameter	Min	Мах	Unit
t _{w(NE)}	FMC_NE low time	3T _{HCLK}	3T _{HCLK} +1	
$t_{v(NWE_NE)}$	FMC_NEx low to FMC_NWE low	T _{HCLK} – 0.5	T _{HCLK} + 0.5	
t _{w(NWE)}	FMC_NWE low time	T _{HCLK}	T _{HCLK} + 0.5	
t _{h(NE_NWE)}	FMC_NWE high to FMC_NE high hold time	T _{HCLK} +1.5	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0	
t _{h(A_NWE)}	Address hold time after FMC_NWE high	T _{HCLK} +0.5	-	20
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	1.5	ns
t _{h(BL_NWE)}	FMC_BL hold time after FMC_NWE high	T _{HCLK} +0.5	-	
t _{v(Data_NE)}	Data to FMC_NEx low to Data valid	-	T _{HCLK} + 2	
t _{h(Data_NWE)}	Data hold time after FMC_NWE high	T _{HCLK} +0.5	-	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	-	0.5	
t _{w(NADV)}	FMC_NADV low time	-	T _{HCLK} + 0.5	



Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period, V _{DD} range= 2.7 to 3.6 V	2T _{HCLK} – 1	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	1.5	1
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	T _{HCLK}	-	1
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	0	1
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	1
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	0	1
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	T _{HCLK}	-	1
t _{d(CLKL-NWEL)}	FMC_CLK low to FMC_NWE low	-	0	ns
t _(CLKH-NWEH)	FMC_CLK high to FMC_NWE high	T _{HCLK} -0.5	-	115
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	-	3	1
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	1
t _{d(CLKL-DATA)}	FMC_A/D[15:0] valid data after FMC_CLK low	-	3	1
t _{d(CLKL-NBLL)}	FMC_CLK low to FMC_NBL low	0	-	1
t _{d(CLKH-NBLH)}	FMC_CLK high to FMC_NBL high	T _{HCLK} -0.5	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	4	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	0	-	

Table 97. Synchronous multiplexed PSRAM write timings⁽¹⁾





5.3.33 SD/SDIO MMC card host interface (SDIO) characteristics

Unless otherwise specified, the parameters given in *Table 110* for the SDIO/MMC interface are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DD} supply voltage conditions summarized in *Table 17*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 V_{DD}

Refer to Section 5.3.20 for more details on the input/output characteristics.




Figure 78. SDIO high-speed mode

DocID028196 Rev 4



Figure 79. SD default mode




	Table 110. Dynamic characteris	tics: SD / MMC	character	istics, V _{DD}	= 2.7 to 3.	6 V ⁽¹⁾
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PP}	Clock frequency in data transfer mode	-	0	-	50	MHz
-	SDIO_CK/fPCLK2 frequency ratio	-	-	-	8/3	-
t _{W(CKL)}	Clock low time	6 50 144		10.5	-	
t _{W(CKH)}	Clock high time	f _{pp} =50 MHz	8.5	9.5	-	– ns
CMD, D in	puts (referenced to CK) in MMC and SE	OHS mode				
t _{ISU}	Input setup time HS	6 - FO MU-	2.0	-	-	
t _{IH}	Input hold time HS	old time HS		-	-	ns
CMD, D ou	tputs (referenced to CK) in MMC and S	SD HS mode				
t _{OV}	Output valid time HS	£ 50 MUL	-	13	13.5	
t _{OH}	Output hold time HS	f _{pp} =50 MHz	12.5	-	-	– ns
CMD, D in	puts (referenced to CK) in SD default m	node				
t _{ISUD}	Input setup time SD		2.0	-	-	
t _{IHD}	Input hold time SD	f _{pp} =25 MHz	2.5	-	-	ns
CMD, D ou	tputs (referenced to CK) in SD default	mode		-		
t _{OVD}	Output valid default time SD	f -05 ML-	_	1.5	2.0	
t _{OHD}	Output hold default time SD	f _{pp} =25 MHz	1.0	-	-	– ns

1. Guaranteed based on test during characterization.



Symbol		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	21.800	22.000	22.200	0.8583	0.8661	0.8740
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953
D3	-	17.500	-	-	0.6890	-
E	21.800	22.000	22.200	0.8583	0.8661	0.8740
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953
E3	-	17.500	-	-	0.6890	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
CCC	-	-	0.080	-	-	0.0031

Table 114. LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package
mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.



package mechanical data						
Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
А	0.525	0.555	0.585	0.0207	0.0219	0.0230
A1	-	0.170	-	-	0.0067	-
A2	-	0.380	-	-	0.0150	-
A3 ⁽²⁾	-	0.025	-	-	0.0010	-
b ⁽³⁾	0.220	0.250	0.280	0.0087	0.0098	0.0110
D	4.856	4.891	4.926	0.1912	0.1926	0.1939
Е	5.657	5.692	5.727	0.2227	0.2241	0.2255
е	-	0.400	-	-	0.0157	-
e1	-	4.400	-	-	0.1732	-
e2	-	5.200	-	-	0.2047	-
F	-	0.2455	-	-	0.0097	-
G	-	0.246	-	-	0.0097	-
aaa	-	-	0.100	-	-	0.0039
bbb	-	-	0.100	-	-	0.0039
CCC	-	-	0.100	-	-	0.0039
ddd	-	-	0.050	-	-	0.0020
eee	-	-	0.050	-	-	0.0020

Table 115. WLCSP168 - 168-pin, 4.891 x 5.692 mm, 0.4 mm pitch wafer level chip scalepackage mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Back side coating.

3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.








Figure 95. LQFP208 recommended footprint

1. Dimensions are expressed in millimeters.

