

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

## Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-A9
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Multimedia; NEON™ MPE
RAM Controllers	SDRAM, SRAM
Graphics Acceleration	Yes
Display & Interface Controllers	DVD, VDC
Ethernet	10/100Mbps (1), 100Mbps (1)
SATA	-
USB	USB 2.0 (2)
Voltage - I/O	1.2V, 3.3V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	-
Package / Case	256-LFBGA
Supplier Device Package	256-LFBGA (11x11)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r7s721000vcbg-ac0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **1** VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN).

# (2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

## **③** PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

#### **④** STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

#### **⑤** POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

## 6 INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

8.2	Configuration	352
8.3	Control Register	353
8.4	Operation	354
	8.4.1 Interval timer mode	354
8.5	Cautions	358
CHAPTE	R 9 MOTOR CONTROL FUNCTION	359
9.1	Functional Overview	359
9.2	Configuration	360
9.3	Control Registers	
9.4	Operation	377
	9.4.1 System outline	
	9.4.2 Dead-time control (generation of negative-phase wave signal)	
	9.4.3 Interrupt culling function	
	9.4.4 Operation to rewrite register with transfer function	
	9.4.5 TMP1 tuning operation for A/D conversion start trigger signal output	414
	9.4.6 A/D conversion start trigger output function	417
	2 10 WATCHDOG TIMER FUNCTIONS	400
10.1	Functions	
10.2	Configuration	
10.3	Control Registers	
10.4	Operation	
10.5		
1010		
CHAPTEI	3 11 A/D CONVERTERS 0 AND 1	426
CHAPTE	R 11 A/D CONVERTERS 0 AND 1	
CHAPTEI 11.1	Features	
CHAPTEI 11.1 11.2 11.3	Features Configuration	
CHAPTEI 11.1 11.2 11.3 11.4	Caution R 11 A/D CONVERTERS 0 AND 1 Features Configuration Control Registers	
CHAPTEI 11.1 11.2 11.3 11.4	R 11 A/D CONVERTERS 0 AND 1 Features Configuration Control Registers Operation	
CHAPTEI 11.1 11.2 11.3 11.4	R 11 A/D CONVERTERS 0 AND 1         Features         Configuration	426 426 427 431 438 438 438
CHAPTEI 11.1 11.2 11.3 11.4	R 11 A/D CONVERTERS 0 AND 1         Features         Configuration	426 426 427 431 438 438 438 439 450
CHAPTEI 11.1 11.2 11.3 11.4	R 11 A/D CONVERTERS 0 AND 1         Features         Configuration         Control Registers         Operation         11.4.1 Basic operation         11.4.2 Operation mode and trigger mode         Operation in Software Trigger Mode         11.5.1 Continuous select mode operations	426 426 427 431 438 438 438 439 439 450 450
CHAPTEI 11.1 11.2 11.3 11.4 11.5	R 11 A/D CONVERTERS 0 AND 1         Features         Configuration         Control Registers         Operation         11.4.1 Basic operation         11.4.2 Operation mode and trigger mode         Operation in Software Trigger Mode         11.5.1 Continuous select mode operations	426 426 427 431 438 438 438 439 439 450 450
CHAPTEI 11.1 11.2 11.3 11.4 11.5	R 11 A/D CONVERTERS 0 AND 1         Features	426 426 427 431 438 438 438 439 439 450 450 453 454
CHAPTEI 11.1 11.2 11.3 11.4	R 11 A/D CONVERTERS 0 AND 1         Features         Configuration         Control Registers         Operation         11.4.1 Basic operation         11.4.2 Operation mode and trigger mode         Operation in Software Trigger Mode         11.5.1 Continuous select mode operations         11.5.2 Continuous scan mode operations         11.5.3 One-shot select mode operations         11.5.4 One-shot scan mode operations	426 426 427 431 438 438 438 439 439 439 450 450 450 453 454
CHAPTEI 11.1 11.2 11.3 11.4 11.5	R 11 A/D CONVERTERS 0 AND 1         Features         Configuration         Control Registers         Operation         11.4.1 Basic operation         11.4.2 Operation mode and trigger mode         Operation in Software Trigger Mode         11.5.1 Continuous select mode operations         11.5.2 Continuous scan mode operations         11.5.3 One-shot select mode operations         11.5.4 One-shot scan mode operations         Operation in Timer Trigger Mode	426 426 427 431 438 438 438 439 450 450 450 450 453 454 454
CHAPTEI 11.1 11.2 11.3 11.4 11.5	R 11 A/D CONVERTERS 0 AND 1         Features         Configuration         Control Registers         Operation         11.4.1 Basic operation         11.4.2 Operation mode and trigger mode         Operation in Software Trigger Mode         11.5.1 Continuous select mode operations         11.5.2 Continuous scan mode operations         11.5.3 One-shot select mode operations         11.5.4 One-shot scan mode operations         0.15.4 One-shot scan mode operations         11.6.1 Continuous select mode/one-shot select mode operations	426 427 431 431 438 438 439 439 439 450 450 450 453 454 454 455 455 457
CHAPTEI 11.1 11.2 11.3 11.4 11.5	A 11 A/D CONVERTERS 0 AND 1         Features         Configuration         Control Registers         Operation         11.4.1 Basic operation         11.4.2 Operation mode and trigger mode         Operation in Software Trigger Mode         11.5.1 Continuous select mode operations         11.5.2 Continuous scan mode operations         11.5.3 One-shot select mode operations         11.5.4 One-shot scan mode operations         Operation in Timer Trigger Mode         11.6.1 Continuous scan mode/one-shot select mode operations         11.6.2 Continuous scan mode/one-shot scan mode operations	426 426 427 431 438 438 438 439 439 450 450 450 453 454 454 456 457 458 460
CHAPTEI 11.1 11.2 11.3 11.4 11.5 11.6 11.7	R 11 A/D CONVERTERS 0 AND 1	426 427 431 438 438 438 438 439 450 450 450 450 453 454 454 456 457 458 460 461
CHAPTEI 11.1 11.2 11.3 11.4 11.5 11.6 11.7	R 11 A/D CONVERTERS 0 AND 1         Features         Configuration         Control Registers         Operation         11.4.1 Basic operation         11.4.2 Operation mode and trigger mode         Operation in Software Trigger Mode         11.5.1 Continuous select mode operations.         11.5.2 Continuous scan mode operations         11.5.3 One-shot select mode operations         11.5.4 One-shot scan mode operations         Operation in Timer Trigger Mode         11.6.1 Continuous select mode/one-shot select mode operations         11.6.2 Continuous scan mode/one-shot select mode operations         11.6.2 Continuous scan mode/one-shot scan mode operations         11.6.2 Continuous scan mode/one-shot scan mode operations         11.6.1 Continuous scan mode/one-shot scan mode operations         11.6.2 Continuous scan mode/one-shot scan mode operations         11.6.1 Continuous scan mode/one-shot scan mode operations         11.6.2 Continuous scan mode/one-shot scan mode operations         11.7.1 Continuous select mode/one-shot select mode operations	426 427 431 431 438 438 439 439 439 450 450 450 453 454 454 455 454 456 457 458 460 461 462
CHAPTEI 11.1 11.2 11.3 11.4 11.5 11.6 11.7	R 11 A/D CONVERTERS 0 AND 1         Features         Configuration	426 427 427 431 438 438 438 439 450 450 450 453 450 453 454 456 457 458 460 461 461 462
CHAPTEI 11.1 11.2 11.3 11.4 11.5 11.6 11.7 11.8	R 11 A/D CONVERTERS 0 AND 1         Features         Configuration         Control Registers         Operation         11.4.1 Basic operation         11.4.2 Operation mode and trigger mode         Operation in Software Trigger Mode         11.5.1 Continuous select mode operations         11.5.2 Continuous scan mode operations         11.5.3 One-shot select mode operations         11.5.4 One-shot scan mode operations         0peration in Timer Trigger Mode         11.6.1 Continuous select mode/one-shot select mode operations         11.6.2 Continuous select mode/one-shot select mode operations         0.1.6.2 Continuous scan mode/one-shot select mode operations         0.1.7.1 Continuous select mode/one-shot select mode operations         11.7.1 Continuous scan mode/one-shot select mode operations         11.7.2 Continuous scan mode/one-shot scan mode operations	426 427 431 438 438 438 439 439 450 450 450 450 453 454 456 457 458 460 461 462 464 465
CHAPTEI 11.1 11.2 11.3 11.4 11.5 11.5 11.6 11.7 11.8 11.9	R 11 A/D CONVERTERS 0 AND 1         Features         Configuration         Control Registers         Operation         11.4.1 Basic operation         11.4.2 Operation mode and trigger mode         Operation in Software Trigger Mode         11.5.1 Continuous select mode operations         11.5.2 Continuous scan mode operations         11.5.3 One-shot select mode operations         11.5.4 One-shot scan mode operations         11.6.1 Continuous select mode/one-shot select mode operations         11.6.2 Continuous scan mode/one-shot scan mode operations         11.6.3 Operation in Timer Trigger Mode         11.6.1 Continuous select mode/one-shot select mode operations         11.6.2 Continuous scan mode/one-shot select mode operations         11.7.1 Continuous select mode/one-shot select mode operations         11.7.2 Continuous scan mode/one-shot scan mode operations         Internal Equivalent Circuit         Notes on Operation	426 427 431 431 438 438 439 439 439 450 450 450 450 453 454 453 454 455 457 458 460 461 462 464 465 467
CHAPTEI 11.1 11.2 11.3 11.4 11.5 11.5 11.6 11.7 11.8 11.9	R 11 A/D CONVERTERS 0 AND 1         Features         Configuration         Control Registers         Operation         11.4.1 Basic operation         11.4.2 Operation mode and trigger mode         Operation in Software Trigger Mode         11.5.1 Continuous select mode operations         11.5.2 Continuous scan mode operations         11.5.3 One-shot select mode operations         11.5.4 One-shot scan mode operations         Operation in Timer Trigger Mode         11.6.1 Continuous select mode/one-shot select mode operations         11.6.2 Continuous scan mode/one-shot select mode operations         11.7.1 Continuous select mode/one-shot select mode operations         11.7.2 Continuous scan mode/one-shot scan mode operations         11.7.2 Continuous scan mode/one-shot scan mode operations         11.7.2 Continuous scan mode/one-shot scan mode operations         11.7.3 Continuous scan mode/one-shot scan mode operations         11.7.4 Continuous scan mode/one-shot scan mode operations         11.7.2 Continuous scan mode/one-shot scan mode operations         11.7.3 Continuous scan mode/one-shot scan mode operations         11.7.4 Continuous scan mode/one-shot scan mode operations         11.7.5 Continuous scan mode/one-shot scan mode operations         11.7.1 Continuous scan mode/one-shot scan mode operations <t< th=""><th>426 426 427 431 438 438 438 439 450 450 450 450 453 454 456 455 457 458 460 461 462 464 465 467</th></t<>	426 426 427 431 438 438 438 439 450 450 450 450 453 454 456 455 457 458 460 461 462 464 465 467
CHAPTEI 11.1 11.2 11.3 11.4 11.5 11.5 11.6 11.7 11.8 11.9	R 11 A/D CONVERTERS 0 AND 1	426 427 427 431 438 438 439 439 439 450 450 450 453 454 455 454 456 457 458 460 461 462 464 465 467 467

## 3.2.2 System register set

System registers control the status of the CPU and hold interrupt information.

Read from and write to system registers are performed by setting the system register numbers shown below with the system register load/store instructions (LDSR, STSR instructions).

	1	1	
System	System Register Name	Operand Specif	ication Enabled
Register No.		LDSR	STSR
		Instruction	Instruction
0	Interrupt status saving register (EIPC) <sup>Note 1</sup>	Yes	Yes
1	Interrupt status saving register (EIPSW) <sup>Note 1</sup>	Yes	Yes
2	NMI status saving register (FEPC)	Yes	Yes
3	NMI status saving register (FEPSW)	Yes	Yes
4	Interrupt source register (ECR)	No	Yes
5	Program status word (PSW)	Yes	Yes
6 to 15	Reserved numbers for future function expansion (The operation is not guaranteed if accessed.)	No	No
16	CALLT execution status saving register (CTPC)	Yes	Yes
17	CALLT execution status saving register (CTPSW)	Yes	Yes
18	Exception/debug trap status saving register (DBPC)	Yes <sup>Note 2</sup>	Yes <sup>Note 2</sup>
19	Exception/debug trap status saving register (DBPSW)	Yes <sup>Note 2</sup>	Yes <sup>Note 2</sup>
20	CALLT base pointer (CTBP)	Yes	Yes
21 to 31	Reserved numbers for future function expansion (The operation is not guaranteed if accessed.)	No	No

## Table 3-2. System Register Numbers

**Notes 1.** Since only one set of these registers is available, the contents of this register must be saved by the program when multiple interrupt servicing is enabled.

2. Can be accessed only after the DBTRAP instruction or illegal opcode is executed and before the DBRET instruction is executed.

Caution Even if bit 0 of EIPC, FEPC, or CTPC is set (1) by the LDSR instruction, bit 0 is ignored during return with the RETI instruction following interrupt servicing (because bit 0 of PC is fixed to 0). When setting a value to EIPC, FEPC, and CTPC, set an even number (bit 0 = 0).

# (c) Port 2 mode control register (PMC2)

After res	set: 00H	R/W	Address:	FFFFF444	H			
	7	6	5	4	3	2	1	0
PMC2	PMC27	PMC26	PMC25	PMC24	PMC23	PMC22	PMC21	PMC20
	PMC27		Specific	ation of op	erating mod	de of P27 p	bin	
	0	I/O port						
	1	TOP31 ou	itput					
	PMC26		Specific	ation of op	erating mod	de of P26 p	pin	
	0	I/O port						
	1	TOQ10 ou	utput					
	PMC25		Specific	ation of op	erating mod	de of P25 p	oin	
	0	I/O port						
	1	TOQ1B3	output					
	PMC24		Specific	ation of op	erating mod	de of P24 p	bin	
	0	I/O port						
	1	TOQ1T3	output					
	PMC23		Specifica	ation of ope	erating mod	le of P23 p	in	
	0	I/O port						
	1	TOQ1B2	output					
	PMC22		Specifica	ation of ope	erating mod	le of P22 p	in	
	0	I/O port						
	1	TOQ1T2	output					
	PMC21		Specifica	ation of ope	erating mod	le of P21 p	in	
	0	I/O port						
	1	TOQ1B1	output					
	PMC20		Specifica	ation of ope	erating mod	le of P20 p	in	
	0	I/O port						
	1	TOQ1T1 o	output					

# CHAPTER 6 16-BIT TIMER/EVENT COUNTER P (TMP)

Timer P (TMP) is a 16-bit timer/event counter. The V850ES/IE2 incorporates TMP0 to TMP3.

## 6.1 Overview

The TMPn of channels are outlined below (n = 0 to 3).

Item	TMP0	TMP1	TMP2	TMP3
Clock selection	8 ways	8 ways	8 ways	8 ways
Capture trigger input pin	2	None	2	None
External event count input pin	1	None	1	None
External trigger input pin	1	None	1	None
Timer counter	1	1	1	1
Capture/compare register	2	2 <sup>Note</sup>	2	2 <sup>Note</sup>
Capture/compare match interrupt request signal	2	2 <sup>Note</sup>	2	2 <sup>Note</sup>
Overflow interrupt request signal	1	1	1	1
Timer output pin	2	None	1	1

## Table 6-1. TMPn Overview

#### **Note** Compare function only

## 6.2 Functions

The functions of TMPn that can be realized differ from one channel to another, as shown in the table below (n = 0 to 3).

Function	TMP0	TMP1	TMP2	TMP3
Interval timer	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
External event counter	$\checkmark$	×	$\checkmark$	×
External trigger pulse output	$\checkmark$	×		$\sqrt{Note}$
One-shot pulse output	$\checkmark$	×		$\sqrt{Note}$
PWM output	$\checkmark$	×	$\checkmark$	$\checkmark$
Free-running timer	$\checkmark$	$\checkmark$		$\checkmark$
Pulse width measurement	$\checkmark$	×		×
Timer tuning operation	×	√ (TMQ1)	×	×

#### Table 6-2. TMPn Functions

Note Realized by software trigger only. External trigger input cannot be used.





<R> When the TQnCCRb register is set to the same value as that of the TQnCCR0 register, the INTTQnCCb signal is generated at the same timing as the INTTQnCC0 signal is generated, and the TOQ0b pin output is inverted. In other words, a PWM waveform with a duty factor of 50% can be output from the TOQ0b pin. The following shows the operation when the TQnCCRb register is set to other than the value set in the TQnCCR0 register.

If the set value of the TQnCCRb register is less than the set value of the TQnCCR0 register, the INTTQnCCb signal is generated once per cycle. At the same time, the output of the TOQ0b pin is inverted. After outputting the short-width pulse first, the TOQ0b pin outputs a PWM waveform with a duty factor of 50%.



Figure 7-13. Timing Chart When Do1 ≥ Db1

<R>

(c) Operation of TQ0CCR1 to TQ0CCR3 registers



Figure 7-19. Configuration of TQ0CCR1 to TQ0CCR3 Registers

Compare operation

When the TQnCE bit is set to 1, 16-bit timer/event counter Q starts counting, and the output signals of the TOQ00 to TOQ03 and TOQ10 pins are inverted. When the count value of the 16-bit counter later matches the set value of the TQnCCRa register, a compare match interrupt request signal (INTTQnCCa) is generated, and the output signals of the TOQ00 to TOQ03 and TOQ10 pins are inverted.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFFH, it generates an overflow interrupt request signal (INTTQnOV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TQnOPT0.TQnOVF bit) is also set to 1. Confirm that the overflow flag is set to 1 and then clear it to 0 by executing the CLR instruction via software.

The TQnCCRa register can be rewritten while the counter is operating. If it is rewritten, the new value is reflected at that time by anytime write, and compared with the count value.



Figure 7-35. Basic Timing in Free-Running Timer Mode (Compare Function)



Figure 9-4. High-Impedance Output Controller Configuration

# **10.3 Control Registers**

# (1) Watchdog timer mode register (WDTM)

The WDTM register sets the overflow time and operation clock of the watchdog timer.

This register can be read or written in 8-bit units. This register can be read any number of times, but can be written only once following reset release; it cannot then be written a second or subsequent time. Reset sets this register to 67H.

WDTM     0     WDM1     WDM0     0     0     WDCS2     WDCS1     WDCS0       WDM1     WDM0     Selection of operation mode of watchdog timer       0     0     Stop operation       0     1     Non-maskable interrupt request mode (generation of INTWDT signal)		7	6	5	4	3	2	1	0	
WDM1     WDM0     Selection of operation mode of watchdog timer       0     0     Stop operation       0     1     Non-maskable interrupt request mode (generation of INTWDT signal)	WDTM	0	WDM1	WDM0	0	0	WDCS2	WDCS1	WDCS0	
WDM1         WDM0         Selection of operation mode of watchdog timer           0         0         Stop operation           0         1         Non-maskable interrupt request mode (generation of INTWDT signal)				-						
0     0     Stop operation       0     1     Non-maskable interrupt request mode (generation of INTWDT signal)		WDM1	WDM0	Se	election of c	peration m	node of wat	chdog time	er	
0 1 Non-maskable interrupt request mode (generation of INTWDT signal)		0	0	Stop oper	ation					
		0	1	Non-mask (generatio	Non-maskable interrupt request mode (generation of INTWDT signal) Reset mode (generation of WDTRES signal)					
1 × Reset mode (generation of WDTRES signal)		1	×	Reset mo						

WDCS2	WDCS1	WDCS0	Overflow Time	fxx = 20 MHz
0	0	0	2 <sup>18</sup> /fxx	13.1 ms
0	0	1	2 <sup>19</sup> /fxx	26.2 ms
0	1	0	2 <sup>20</sup> /fxx	52.4 ms
0	1	1	2 <sup>21</sup> /fxx	104.9 ms
1	0	0	2 <sup>22</sup> /fxx	209.7 ms
1	0	1	2 <sup>23</sup> /fxx	419.4 ms
1	1	0	2 <sup>24</sup> /fxx	838.9 ms
1	1	1	2 <sup>25</sup> /fxx	1677.7 ms

#### Table 10-2. Overflow Time

Cautions 1. If there is noise at the analog input pins (ANIn0 to ANIn3) or at the A/D converter reference voltage input pin (AV<sub>REFn</sub>), that noise may generate an illegal conversion result (n = 0, 1). Software processing will be needed to avoid a negative effect on the system from this illegal conversion result.

An example of this software processing is shown below.

- Take the average result of a number of A/D conversions and use that as the A/D conversion result.
- Execute a number of A/D conversions consecutively and use those results, omitting any exceptional results that may have been obtained.
- If an A/D conversion result that is judged to have generated a system malfunction is obtained, be sure to recheck the system malfunction before performing malfunction processing.
- 2. Do not apply a voltage outside the AVssn to AVREFn range to the pins that are used as input pins of A/D converters 0 and 1.





#### (b) Continuous scan mode

In this mode, the analog input pins (ANInm) specified by the ADAnS register are selected sequentially from the ANIn0 pin, and A/D conversion is executed continuously. The A/D conversion results are stored in the ADAnCRm register corresponding to the analog input pin. When conversion of all the specified analog input pin ends, the A/Dn conversion end interrupt request signal (INTADn) is generated. After the end of A/D conversion, the conversion is started again from the ANIn0 pin, unless the ADAnM0.ADAnCE bit is cleared to 0.

**Remark** n = 0, 1, m = 0 to 3

# Figure 11-6. Continuous Scan Mode Operation Timing (When ADA0M0.ADA0MD1 and ADA0M0.ADA0MD0 Bits = 01, ADA0S.ADA0S1 and ADA0S.ADA0S0 Bits = 11)





#### 11.5.4 One-shot scan mode operations

In this mode, the analog input pins (ANInm) specified by the ADAnS register are selected sequentially from the ANIn0 pin, and A/D conversion is executed continuously. The A/D conversion results are stored in the ADAnCRm register corresponding to the analog input pin.

When conversion of all the specified analog input pin ends, the A/Dn conversion end interrupt request signal (INTADn) is generated. After the end of A/D conversion, the conversion operation is stopped.

If the ADAnM0.ADAnCE bit is set (1), A/D conversion can be restarted.

In the one-shot scan mode, only the 1-buffer mode is supported.

This mode is suitable for applications in which multiple analog inputs are constantly monitored.

Analog Input Pin	A/D Conversion Result Register
ANIn0	ADAnCR0
ANInm <sup>Note</sup>	ADAnCRm

Note Set by the ADAnS.ADAnS0 and ADAnS.ADAnS1 bits.

```
Remark n = 0, 1
m = 0 \text{ to } 3
```

## Figure 11-15. Example of One-Shot Scan Mode Operation (Software Trigger One-Shot Scan)



#### 11.9 Notes on Operation

#### 11.9.1 Stopping conversion operation

When the ADAnM0.ADAnCE bit is cleared to 0 during a conversion operation, the conversion operation stops and the conversion results are not stored in A/Dn conversion result register m (ADAnCRm).

The ADAnCE bit is not cleared to 0 even after the A/Dn conversion end interrupt request signal (INTADn) has been generated in all modes.

**Remark** n = 0, 1, m = 0 to 3

#### 11.9.2 Timer/external trigger interval

Make sure that the occurrence interval of the trigger in timer trigger mode or external trigger mode is longer than the total number of conversion clocks specified by the ADAnM1.ADAnFR1 and ADAnM1.ADAnFR0 bits (see **Table 11-2 Number of Conversion Clocks**).

#### (1) When 0 < trigger occurrence interval < total number of A/D conversion clocks

When the timer/external trigger is input during a conversion operation, the conversion operation is aborted and the conversion starts according to the last timer/external trigger input.

When conversion operations are aborted, the conversion results from the conversion operation immediately before are not stored in the ADAnCRm register. Note, therefore, that the generation of the INTADn signal and storing of the result in the ADAnCRm register are not guaranteed.

**Remark** n = 0, 1, m = 0 to 3

#### (2) When trigger occurrence interval $\geq$ total number of A/D conversion clocks

The INTADn signal is generated, and the value at the end of conversion is correctly stored in the ADAnCRm register. Design so that the trigger occurrence interval is equal or greater than the total number of A/D conversion clocks.

**Remark** n = 0, 1, m = 0 to 3

#### 11.9.3 Operation in standby mode

(1) HALT mode

In this mode, A/D conversion continues.

#### (2) IDLE mode, STOP mode

As clock supply to A/D converters 0 and 1 is stopped, no conversion operations are performed.

When these modes are released by the maskable interrupt request signal input pin<sup>Note</sup>, the ADAnM0, ADAnM1, ADAnM2, and ADAnS registers and A/Dn conversion result register m (ADAnCRm) hold their values. However, when the IDLE or STOP mode is set during a conversion operation, the conversion operation is suspended. At this time, if the mode released by the maskable interrupt request signal input pin<sup>Note</sup>, the conversion operation results. At this time, the A/Dn conversion end interrupt request signal (INTADn) may be generated, but the conversion result written to the ADAnCRm register will be undefined.

Note INTP0 to INTP5

**Remark** n = 0, 1, m = 0 to 3

## (2) Operation timing



## 13.4.11 Continuous transfer mode (slave mode, reception mode)

MSB first (CB0CTL0.CB0DIR bit = 0), communication type 1 (CB0CTL1.CB0CKP and CB0CTL1.CB0DAP bits = 00), communication clock ( $f_{CCLK}$ ) = external clock ( $\overline{SCKB0}$ ) (CB0CTL1.CB0CKS2 to CB0CTL1.CB0CKS0 bits = 111), transfer data length = 8 bits (CB0CTL2.CB0CL3 to CB0CTL2.CB0CL0 bits = 0000)

#### 15.5 STOP Mode

#### 15.5.1 Setting and operation status

The STOP mode is set by setting (1) the PSMR.PSM0 bit and setting (1) the PSC.STB bit in the normal operation mode.

In the STOP mode, the clock generator stops operation. Clock supply to the CPU and the on-chip peripheral functions is stopped.

As a result, program execution is stopped, and the contents of the internal RAM before the STOP mode was set are retained. The CPU and other on-chip peripheral functions stop operating. The on-chip peripheral functions that can operate with an external clock continue operating.

Table 15-7 shows the operation status in the STOP mode.

Because the STOP mode stops operation of the clock generator, it reduces the power consumption to a level lower than the IDLE mode. The power consumption is therefore minimized with only leakage current flowing if the external clock is not used.

# Caution Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the STOP mode.

#### 15.5.2 Releasing STOP mode

The STOP mode is released by an unmasked external interrupt request signal (INTP0 to INTP5 pin input), unmasked internal interrupt request signal (INTLVI), unmasked internal interrupt request signal from the peripheral functions operable in the STOP mode (interrupt request signal related to CSIB in the slave mode), or reset signal (RESET pin input, reset signal generation by low-voltage detection (LVIRES), and reset signal generation by power-on clear (POCRES)).

After the STOP mode has been released, the normal operation mode is restored after the oscillation stabilization time has been secured.

#### (1) Releasing STOP mode by unmasked maskable interrupt request signal

The STOP mode is released by an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the STOP mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is serviced as follows.

# Caution When the PSC.INTM bit is set to 1, the STOP mode cannot be released by an unmasked maskable interrupt request signal.

- (a) If an interrupt request signal with a priority lower than or same as the interrupt request signal currently being serviced is generated, the STOP mode is released, but the newly generated interrupt request signal is not acknowledged. The interrupt request signal itself is retained. Therefore, execution starts at the next instruction after the STOP instruction.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request signal currently being serviced is issued, the STOP mode is released and that interrupt request signal is acknowledged. Therefore, the execution branches to the handler address.

<R>

## **CHAPTER 16 RESET FUNCTIONS**

# 16.1 Overview

The following reset functions are available.

- Reset by RESET pin input
- Reset by watchdog timer overflow (WDTRES)
- System reset by low-voltage detector (LVI) (LVIRES)
- System reset by power-on-clear circuit (POC) (POCRES)

## 16.2 Registers to Check Reset Source

#### (1) Reset source flag register (RESF)

The RESF register is a special register that can be written only by a combination of specific sequences (see **3.4.7 Special registers**).

The RESF register indicates that a reset signal is generated by the watchdog timer (WDT).

The LVIRF and WDT2RF bits are cleared by reset via the RESET pin or by a bit manipulation instruction or store instruction (writing 0 to the LVIRF and WDT2RF bits).

This register is read or written in 8-bit units. However, bit 0 is write-only.

This register is cleared to 00H by  $\overline{\text{RESET}}$  pin input and reset by the power-on-clear circuit (POC). The default value differs if the source of reset is other than these.

	7	6	5	4	3	2	1	0
RESF	0	0	0	WDT2RF	0	0	0	LVIRF
	<b></b>							
	WDT2RF			Reset signal	from WD	Т		
	0	Not gene	erated/cle	ared				
	1	Generate	ed					
	LVIRF		C	lear of RESF2	2.LVIRFS	3 bit		
	0	Cleared						
	1	Write dis	abled					
the value of the v	this registe n a reset is ow-voltage	r is cleare executed detector (	ed to 00I d by wat LVI), bit	H after a res chdog timer 4 retains the	et by RE overflov value b	ESET pin v, this reg pefore res	input or tl ister is se et and bit	ne power-on-clear et to 10H or 11H. 0 is undefined.
autions 1. Only '	'0" can be	written t	o each	bit of this r	egister	. If writin	ig "0" co	nflicts with settir

<R>

- **Notes 12.** In this instruction, for convenience of mnemonic description, the source register is made reg2, but the reg1 field is used in the opcode. Therefore, the meaning of register specification in the mnemonic description and in the opcode differs from other instructions.
  - rrrrr = regID specification
  - RRRRR = reg2 specification
  - 13. iiiii: Lower 5 bits of imm9.
    - IIII: Higher 4 bits of imm9.
  - 14. Do not specify the same register for general-purpose registers reg1 and reg3.
  - 15. sp/imm: specified by bits 19 and 20 of the sub-opcode.
  - **16.** ff = 00: Load sp in ep.
    - 01: Load sign expanded 16-bit immediate data (bits 47 to 32) in ep.
    - 10: Load 16-bit logically left shifted 16-bit immediate data (bits 47 to 32) in ep.
    - 11: Load 32-bit immediate data (bits 63 to 32) in ep.
  - **17.** If imm = imm32, n + 3 clocks.
  - **18.** rrrrr: Other than 00000.
  - **19.** ddddddd: Higher 7 bits of disp8.
  - 20. dddd: Higher 4 bits of disp5.
  - 21. dddddd: Higher 6 bits of disp8.
  - **22.** Do not make a register combination that satisfies all the following conditions when executing the "MUL reg1, reg2, reg3" and "MULU reg1, reg2, reg3" instructions. If an instruction that satisfies these conditions is executed, the operation is not guaranteed.
    - reg1 = reg3
    - reg1 ≠ reg2
    - reg1  $\neq$  r0
    - reg3  $\neq$  r0