

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of Embedded - Microprocessors

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-A9
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Multimedia; NEON™ MPE
RAM Controllers	SDRAM, SRAM
Graphics Acceleration	Yes
Display & Interface Controllers	DVD, VDC
Ethernet	10/100Mbps (1), 100Mbps (1)
SATA	-
USB	USB 2.0 (2)
Voltage - I/O	1.2V, 3.3V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	-
Package / Case	324-FBGA
Supplier Device Package	324-FBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r7s721011vlbg-ac0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(2/2)

Pin Name	Pin No.	I/O	Function	Alternate Function
TIP00	37	Input	External event count input/external trigger input/capture trigger input of TMP0	TOP00/P43
TIP01	36		Capture trigger input of TMP0	TOP01/P44
TIP20	19		External event count input/external trigger input/capture trigger input of TMP2	TOQ00 (CLMER) <sup>Note</sup> / P16 (CLMER) <sup>Note</sup>
TIP21	18		Capture trigger input of TMP2	TOP21/P17
TIQ00	21	Input	Capture trigger input of TMQ0	P13
TIQ01	24			TOQH01/TOQ01/P10
TIQ02	23			TOQ02/P11
TIQ03	22			TOQH02/TOQ03/P12
TOP00	37	Output	Pulse signal output of TMP0, TMP2	TIP00/P43
TOP01	36			TIP01/P44
TOP21	18			TIP21/P17
TOP2OFF	15	Input	High-impedance output control signal input	INTP2/P02
TOP31	45	Output	Pulse signal output of TMP3	P27
TOP3OFF	14	Input	High-impedance output control signal input	INTP3/P03
TOQ00 (CLMER) <sup>Note</sup>	19	Output	Pulse signal output of TMQ0	TIP20/P16 (CLMER) <sup>Note</sup>
TOQ01	24			TOQH01/TIQ01/P10
TOQ02	23			TIQ02/P11
TOQ03	22			TOQH02/TIQ03/P12
TOQ10	46	Output	Pulse signal output of TMQ1	P26
TOQ1B1	53	Output	Pulse signal output for 6-phase PWM	P21
TOQ1B2	51			P23
TOQ1B3	49			P25
TOQ10FF	16	Input	High-impedance output control signal input	INTP1/P01
TOQ1T1	54	Output	Pulse signal output for 6-phase PWM	P20
TOQ1T2	52			P22
TOQ1T3	50			P24
TOQH01	24	Output	High-impedance output by TMQ0 pulse signal output and	TIQ01/TOQ01/P10
TOQH02	22		valid edge of TOQH0OFF pin input	TIQ03/TOQ03/P12
TOQH03	20			EVTQ0/P14
TOQH0OFF	17	Input	High-impedance output control signal input	INTP0/P00
TXDA0	43	Output	Serial transmit data output of UARTA0, UARTA1	P31
TXDA1	41			P33
Vdd	9	-	Positive power supply for internal unit	-
Vss	8	-	Ground potential for internal unit	-
X1	6	Input	Resonator connection pin for system clock	-
X2	7	-		-

Note The CLMER signal is enabled only when P16 is specified as an output port or the output function of TOQ00. When an error (oscillator stop) is detected by the clock monitor, a low level is forcibly output. Low-level output is released by reset signal. For details, see Table 4-5 Alternate-Function Pins of Port 1.

#### (f) Setting of alternate function of port 1

PFC17	Specification of alternate function of P17 pin			
0	TOP21 output			
1	TIP21 input			

PFC16	Specification of alternate function of P16 pin
0	TOQ00 (CLMER) output <sup>Note 1</sup>
1	TIP20 input

PFC14	Specification of alternate function of P14 pin			
0	TOQH03 output <sup>Note 2</sup>			
1	EVTQ0 input			

PFC13	Specification of alternate function of P13 pin			
0	Setting prohibited			
1	TIQ00 input			

PFCE12	PFC12	Specification of alternate function of P12 pin			
0	0	TOQH02 output <sup>Note 2</sup>			
0	1	TIQ03 input			
1	0	TOQ03 output			
1	1	Setting prohibited			

PFCE11	PFC11	Specification of alternate function of P11 pin
0	0	Setting prohibited
0	1	TIQ02 input
1	0	TOQ02 output
1	1	Setting prohibited

PFCE10	PFC10	Specification of alternate function of P10 pin
0	0	TOQH01 output <sup>Note 2</sup>
0	1	TIQ01 input
1	0	TOQ01 output
1	1	Setting prohibited

- Notes 1. If P16 is used as the TOQ00 output pin, when an error (oscillator stop) is detected by the clock monitor, the CLMER signal (low level) is output from P16. Low-level output is released by reset signal. For details, see Table 4-5 Alternate-Function Pins of Port 1.
  - 2. These are setting prohibited when TMQ0 is in other than PWM output mode.



Figure 4-6. Block Diagram of P11 Pin



Figure 4-10. Block Diagram of P17 Pin

## (1) Registers

## (a) Port 2 register (P2)



### (b) Port 2 mode register (PM2)



(e)	Pull-up	resistor	option	register 4	4 (PU4)
-----	---------	----------	--------	------------	---------

After res	et: 00H	R/W	Address:	FFFFFC4	3H				
	7	6	5	4	3	2	1	0	_
PU4	0	0	0	PU44	PU43	PU42	PU41	PU40	
-									
ſ	PU4n	(	Control of o	on-chip pull	up resistor	r connectio	n (n = 0 to	4)	1
ſ	0	Do not cc	onnect						1
le l	1	Connect <sup>№</sup>	lote						1
<b>Note</b> An on-chip pull-up resistor can be connected only when the pins are in input mode in the port mode or when the pins function as input pins in the alternate-function mode (including when in the SCKB0 pin slave mode). The resistor cannot be connected when the pin is in the output state.									

### (5) TMPk I/O control register 2 (TPkIOC2)

The TPkIOC2 register is an 8-bit register that controls the valid edge for the external event count input signal (TIPk0 pin) and external trigger input signal (TIPk0 pin).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

Remark	TMP1	and TMP3 do not have	the TP1IOC2 and	TP3IOC2 registers.
--------	------	----------------------	-----------------	--------------------

After res	set: 00H	R/W	Address:	TP0IOC	2 FFFFF64	14H, TP2IO	C2 FFFF	F684H	
	7	6	5	4	3	2	1	0	
TPkIOC2	0	0	0	0	TPkEES1	TPkEES0	TPkETS1	TPkETS0	1
(k = 0, 2)									
	TPkEES1 TPkEES0 External event count input signal (TIPk0 pin) valid edge setting								
	0	0	No edge	detection	external ev	ent count ir	nvalid)		
	0	1	Detection	of rising e	edge				
	1	0	Detection	of falling	edge				
	1	1	Detection	of both e	dges				I
	TPkETS1         TPkETS0         External trigger input signal (TIPk0 pin) valid edge setting								
	0	0	No edge	No edge detection (external trigger invalid)					
	0	1	Detection	Detection of rising edge					
	1	0	Detection	of falling	edge				
	1	1	Detection	of both e	dges				I
Cautions 1. Rewrite = 0. (TI perform 2. The TPI the extense 3. The TPI one-sho	the TPkE ne same v ed, clear ŒES1 an ernal eve t. ŒTS1 an ot pulse o	ES1, TPk value can the TPkC d TPkEES nt count d TPkETS utput mo	EES0, TF be writte E bit to 0 S0 bits ar mode (1 60 bits ar de.	PkETS1, en when and the re valid o rPkCTL1 e valid o	and TPkE the TPkC n set the I only when .TPkMD2 nly in the	TS0 bits E bit = 1. bits again the TPk0 to TPkC external	when the ) If rewr CTL1.TPI TL1.TPKI trigger p	e TPkCTL( iting was (EEE bit = MD0 bits pulse outp	).TPkCE bit mistakenly = 1 or wher = 001) has put mode o



Figure 6-26. Software Processing Flow in External Trigger Pulse Output Mode (2/2)

#### (a) Function as compare register

The TQnCCR1 register can be rewritten even when the TQnCTL0.TQnCE bit = 1.

The set value of the TQnCCR1 register is transferred to the CCR1 buffer register. When the value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTQnCC1) is generated. If TOQ01/TOQH01 pin output is enabled at this time, the output of the TOQ01/TOQH01 pin is inverted (the TOQ11 and TOQH11 pins are not provided).

The compare register is not cleared by the TQnCTL0.TQnCE bit = 0.

#### (b) Function as capture register (TQ0CCR1 register only)

When the TQ0CCR1 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TQ0CCR1 register if the valid edge of the capture trigger input pin (TIQ01 pin) is detected. In the pulse width measurement mode, the count value of the 16-bit counter is stored in the TQ0CCR1 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIQ01 pin) is detected.

Even if the capture operation and reading the TQ0CCR1 register conflict, the correct value of the TQ0CCR1 register can be read.

The capture register is cleared by the TQ0CTL0.TQ0CE bit = 0.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter <sup>Note 1</sup>	Compare register	Anytime write
External trigger pulse output <sup>Notes 1, 2</sup>	Compare register	Batch write <sup>Note 3</sup>
One-shot pulse output <sup>Notes 1, 2</sup>	Compare register	Anytime write
PWM output <sup>Note 1</sup>	Compare register	Batch write <sup>Note 3</sup>
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement <sup>Note 1</sup>	Capture register	None

Table 7-5. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

Notes 1. TMQ0 only

- 2. This mode can be set only with the software trigger. No external trigger input pin is available.
- 3. Writing to the TQ0CCR1 register is the trigger.

Remark For anytime write and batch write, see 7.6 (2) Anytime write and batch write.

## 7.5 Timer Output Operations

The following table shows the operations and output levels of the TOQ00 to TOQ03, TOQ10, and TOQH01 to TOQH03 pins.

Operation Mode	TOQn0 Pin	TOQ01 to TOQ03 Pins	TOQH01 to TOQH03 Pins	
Interval timer mode	PWM output	None		
External event count mode	None			
External trigger pulse output mode	PWM output <sup>Note</sup>	External trigger pulse output	None	
One-shot pulse output mode	One-shot pulse output			
PWM output mode		PWM output		
Free-running timer mode	PWM output (only when compare function is used)		None	
Pulse width measurement mode	None			

### Table 7-8. Timer Output Control in Each Mode

Note TOQ00 pin only

**Remark** n = 0, 1

# Table 7-9. Truth Table of TOQ00 to TOQ03, TOQ10, and TOQH01 to TOQH03 PinsUnder Control of Timer Output Control Bits

TQnIOC0.TQnOLa Bit	TQnIOC0.TQnOEa Bit	TQnCTL0.TQnCE Bit	Level of TOQna and TOQH1b Pins
0	0	×	Low-level output
	1	0	Low-level output
		1	Low level immediately before counting, high level after counting is started
1	0	×	High-level output
	1	0	High-level output
		1	High level immediately before counting, low level after counting is started

**Remark** a = 0 to 3 when n = 0

a = 0 when n = 1

b = 1 to 3

16-bit timer/event counter Q waits for a trigger when the TQ0CE bit is set to 1. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting at the same time, and outputs a PWM waveform from the TOQ0b pin. If the trigger is generated again while the counter is operating, the counter is cleared to 0000H and restarted. (The output of the TOQ00 pin is inverted. The TOQ0b pin outputs high level regardless of the status (high/low) when a trigger occurs.)

The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.

Active level width = (Set value of TQ0CCRb register) × Count clock cycle Cycle = (Set value of TQ0CCR0 register + 1) × Count clock cycle Duty factor = (Set value of TQ0CCRb register)/(Set value of TQ0CCR0 register + 1)

The compare match interrupt request signal INTTQ0CC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTQ0CCb is generated when the count value of the 16-bit counter matches the value of the CCRb buffer register.

The value set to the TQ0CCRa register is transferred to the CCRa buffer register when the count value of the 16-bit counter matches the value of the CCRa buffer register and the 16-bit counter is cleared to 0000H.

Only setting the software trigger (TQ0CTL1.TQ0EST bit) to 1 is used as the trigger.

**Remark** a = 0 to 3 b = 1 to 3

#### Figure 7-24. Setting of Registers in External Trigger Pulse Output Mode (1/3)



To transfer data from the TQ0CCRa register to the CCRa buffer register, the TQ0CCR1 register must be written.

To change both the cycle and active level of the PWM waveform at this time, first set the cycle to the TQ0CCR0 register, set the active level width to the TQ0CCR2 and TQ0CCR3 registers, and then set an active level width to the TQ0CCR1 register.

To change only the cycle of the PWM waveform, first set a cycle to the TQ0CCR0 register, and then write the same value (same as preset value of the TQ0CCR1 register) to the TQ0CCR1 register.

To change only the active level width (duty factor) of PWM wave, first set the active level to the TQ0CCR2 and TQ0CCR3 registers, and then set an active level to the TQ0CCR1 register.

To change only the active level width (duty factor) of the PWM waveform output by the TOQ01 (TOQH01) pin, only the TQ0CCR1 register has to be set.

To change only the active level width (duty factor) of the PWM waveform output by the TOQ02 (TOQH02) and TOQ03 (TOQH03) pins, first set an active level width to the TQ0CCR2 and TQ0CCR3 registers, and then write the same value (same as preset value of the TQ0CCR1 register) to the TQ0CCR1 register.

After the TQ0CCR1 register is written, the value written to the TQ0CCRa register is transferred to the CCRa buffer register in synchronization with the timing of clearing the 16-bit counter, and is used as a value to be compared with the value of the 16-bit counter.

To write the TQ0CCR0 to TQ0CCR3 registers again after writing the TQ0CCR1 register once, do so after the INTTQ0CC0 signal is generated. Otherwise, the value of the CCRa buffer register may become undefined because the timing of transferring data from the TQ0CCRa register to the CCRa buffer register conflicts with writing the TQ0CCRa register.

Remark a = 0 to 3

### (b) 0%/100% output of PWM waveform

<R>

To output a 0% waveform, set the TQ0CCRb register to 0000H. The 16-bit counter is cleared to 0000H and the INTTQ0CC0 and INTTQ0CCb signals are generated at the next timing after a match between the count value of the 16-bit counter and the value of the CCR0 buffer register.

Count clock 16-bit counter		$ \begin{array}{c c} & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & $	$ \begin{array}{c}                                     $	<u> </u>
TQ0CE bit			<u>\}</u>	
TQ0CCR0 register		Do	Do	
TQ0CCRb register	0000H	0000H	0000H	
INTTQ0CC0 signal	(	Note	( <u>(</u>	Note
INTTQ0CCb signal		Note		Note
TOQ0b (TOQH0b) pin output				
<b>Note</b> Actually, t <b>Remark</b> b = 1	to 3	one operating clock (fxx).		

To output a 100% waveform, set a value of (set value of TQ0CCR0 register + 1) to the TQ0CCRb register. If the set value of the TQ0CCR0 register is FFFFH, 100% output cannot be produced.

Count clock 16-bit counter		$\sum_{i=1}^{n} \sum_{i=1}^{n} \sum_{i$		$\frac{1}{\sqrt{D_0 - 1}}$	γ 0000 γ
TQ0CE bit				,	//_
TQ0CCR0 register	Do	;;	Do	Do	
TQ0CCRb register	D_0 + 1	\ <u></u>	D <sub>0</sub> + 1	∑ 	
INTTQ0CC0 signal		···	Note	·· ·	Note
INTTQ0CCb signal	<u> </u>	; <del>;</del>		\ <del></del>	
TOQ0b (TOQH0b) pin output		; <del>;</del>		5	
Note Actually, t	he timing is delayed t	by one operating	clock (fxx).		
<b>Remark</b> b = 1	to 3				

323

## 11.2 Configuration

The block diagram is shown below.





#### (5) Successive approximation register (SAR)

The SAR is a 10-bit register that sets voltage tap data whose values from the array match the voltage values of the analog input pins, 1 bit at a time starting from the most significant bit (MSB).

If data is set in the SAR all the way to the least significant bit (LSB) (end of A/D conversion), the contents of the SAR (conversion results) are held in A/Dn conversion result registers 0 to 3 (ADAnCR0 to ADAnCR3) (n = 0, 1). When all the specified A/D conversion operations have ended, an A/Dn conversion end interrupt request signal (INTADn) is generated.

# (6) A/Dn conversion result registers 0 to 3 (ADAnCR0 to ADAnCR3), A/Dn conversion result registers 0H to 3H (ADAnCR0H to ADAnCR3H) (n = 0, 1)

The ADAnCR0 to ADAnCR3 and ADAnCR0H to ADAnCR3H registers are registers that hold the A/D conversion results. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register (SAR) and stored in the higher 10 bits of the ADAnCR0 to ADAnCR3 registers. The lower 6 bits of these registers are always 0 when read.

The higher 8 bits of the result of A/D conversion are read from the ADAnCR0H to ADAnCR3H registers. To read the result of A/D conversion in 16-bit units, specify the ADAnCR0 to ADAnCR3 registers. To read the higher 8 bits, specify the ADAnCR0H to ADAnCR3H registers.

#### (7) A/D converter n mode register 0 (ADAnM0) (n = 0, 1)

This register is used to specify the operation mode and controls the conversion operation.

#### (8) A/D converter n mode register 1 (ADAnM1) (n = 0, 1)

This register is used to set the number of conversion clocks of the analog input to be A/D converted.

#### (9) A/D converter n channel specification register (ADAnS) (n = 0, 1)

This register is used to specify the analog input pin to be A/D converted.

#### (10) A/D converter n mode register 2 (ADA2M2) (n = 0, 1)

This register is used to specify the buffer mode and specify the mode in the hardware trigger mode.

### (11) ANIn0 to ANIn3 pins (n = 0, 1)

The ANIn0 to ANIn3 pins are analog input pins for A/D converters 0 and 1. They input the analog signals to be A/D converted.

Caution Make sure that the voltages input to ANIn0 to ANIn3 do not exceed the rated values. If a voltage higher than or equal to AV<sub>REFn</sub> or lower than or equal to AV<sub>SSn</sub> (even within the range of the absolute maximum ratings) is input to a channel, the conversion value of the channel is undefined, and the conversion values of the other channels may also be affected.

#### (12) AVREF0 and AVREF1 pins

This is the pin for inputting the reference voltage of A/D converters 0 and 1. It converts signals input to the ANIn0 to ANIn3 pins to digital signals based on the voltage applied between  $AV_{REFn}$  and  $AV_{SSn}$  (n= 0, 1). Always make the potential at the  $AV_{REFn}$  pin the same as that at the EV<sub>DD</sub> pin even when A/D converters 0 and 1 are not used.

The operating voltage range of the AVREFn pin is VDD = EVDD = AVDDn = AVREFn = 4.5 to 5.5 V.

#### (2) 4-buffer mode (4 buffers of continuous select/one-shot select by external trigger)

In this mode, the voltage of one analog input pin (ANInm) is A/D converted four times using the ADTRGn signal as a trigger and the results are stored in the ADAnCRm register (n = 0, 1, m = 0 to 3).

The A/Dn conversion end interrupt request signal (INTADn) is generated when the four A/D conversions end. After the end of A/D conversion, the A/D converter waits for a trigger.

This mode is suitable for applications in which the average of the A/D conversion results is calculated.

Analog Input Pin	A/D Conversion Result Register
ANInm	ADAnCR0
ANInm	ADAnCR1
ANInm	ADAnCR2
ANInm	ADAnCR3

**Remark** n = 0, 1

m = 0 to 3

## Figure 11-20. Example of 4-Buffer Mode Operation (4 Buffers of Continuous Select/One-Shot Select by External Trigger)



#### 12.5.2 UART transmission

A high level is output to the TXDAn pin by setting the UAnCTL0.UAnPWR bit to 1.

Next, the transmission enabled status is set by setting the UAnCTL0.UAnTXE bit to 1, and transmission is started by writing transmit data to the UAnTX register. The start bit, parity bit, and stop bit are automatically added.

Since the CTS (transmit enable signal) input pin is not provided in UARTAn, use a port to check that reception is enabled at the transmit destination.

The data in the UAnTX register is transferred to the UARTAn transmit shift register upon the start of the transmit operation.

A transmission enable interrupt request signal (INTUAnT) is generated upon end of transmission of the data of the UAnTX register to the UARTAn transmit shift register, and thereafter the contents of the UARTAn transmit shift register are output to the TXDAn pin.

Write of the next transmit data to the UAnTX register is enabled by generating the INTUAnT signal.



#### Figure 12-3. UART Transmission

#### (2) Operation timing



#### 15.5 STOP Mode

#### 15.5.1 Setting and operation status

The STOP mode is set by setting (1) the PSMR.PSM0 bit and setting (1) the PSC.STB bit in the normal operation mode.

In the STOP mode, the clock generator stops operation. Clock supply to the CPU and the on-chip peripheral functions is stopped.

As a result, program execution is stopped, and the contents of the internal RAM before the STOP mode was set are retained. The CPU and other on-chip peripheral functions stop operating. The on-chip peripheral functions that can operate with an external clock continue operating.

Table 15-7 shows the operation status in the STOP mode.

Because the STOP mode stops operation of the clock generator, it reduces the power consumption to a level lower than the IDLE mode. The power consumption is therefore minimized with only leakage current flowing if the external clock is not used.

# Caution Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the STOP mode.

#### 15.5.2 Releasing STOP mode

The STOP mode is released by an unmasked external interrupt request signal (INTP0 to INTP5 pin input), unmasked internal interrupt request signal (INTLVI), unmasked internal interrupt request signal from the peripheral functions operable in the STOP mode (interrupt request signal related to CSIB in the slave mode), or reset signal (RESET pin input, reset signal generation by low-voltage detection (LVIRES), and reset signal generation by power-on clear (POCRES)).

After the STOP mode has been released, the normal operation mode is restored after the oscillation stabilization time has been secured.

#### (1) Releasing STOP mode by unmasked maskable interrupt request signal

The STOP mode is released by an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the STOP mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is serviced as follows.

## Caution When the PSC.INTM bit is set to 1, the STOP mode cannot be released by an unmasked maskable interrupt request signal.

- (a) If an interrupt request signal with a priority lower than or same as the interrupt request signal currently being serviced is generated, the STOP mode is released, but the newly generated interrupt request signal is not acknowledged. The interrupt request signal itself is retained. Therefore, execution starts at the next instruction after the STOP instruction.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request signal currently being serviced is issued, the STOP mode is released and that interrupt request signal is acknowledged. Therefore, the execution branches to the handler address.

<R>

Flash Memory Programmer (PG-FP4 and PG-FP5) Connection Pin		Name of FA Board Pin	CSIB0 + HS Used		CSIB0 Used		UARTA0 Used		
Signal Name	I/O	Pin Function		Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
SI/RxD	Input	Receive signal	SI	P41/SOB0	39	P41/SOB0	39	P31/TXDA0	43
SO/TxD	Output	Transmit signal	SO	P40/SIB0	40	P40/SIB0	40	P30/RXDA0	44
SCK	Output	Transfer clock	SCK	P42/SCKB0	38	P42/SCKB0	38	Not needed	_
CLK <sup>Note</sup>	Output	Clock to	X1 <sup>Note</sup>	X1 <sup>Note</sup>	6	X1 <sup>Note</sup>	6	X1 <sup>Note</sup>	6
		V850ES/IE2	X2 <sup>Note</sup>	X2 <sup>Note</sup>	7	X2 <sup>Note</sup>	7	X2 <sup>Note</sup>	7
/RESET	Output	Reset signal	/RESET	RESET	5	RESET	5	RESET	5
FLMD0	Input	Write voltage	FLMD0	FLMD0	25	FLMD0	25	FLMD0	25
FLMD1	Input	Write voltage	FLMD1	PDL5/FLMD1	30	PDL5/FLMD1	30	PDL5/FLMD1	30
HS	Input	Handshake signal for CSI0 + HS	RESERVE/ HS	P43/TOP00/ TIP00	37	Not needed	_	Not needed	_
VDD	-	VDD voltage	VDD	Vdd	9	Vdd	9	Vdd	9
		generation/		EVDD	26, 47	EVDD	26, 47	EVDD	26, 47
		voltage		AV <sub>REF0</sub>	64	AV <sub>REF0</sub>	64	AV <sub>REF0</sub>	64
		monitor		AV <sub>REF1</sub>	59	AV <sub>REF1</sub>	59	AV <sub>REF1</sub>	59
				AVDD0	63	AVDD0	63	AVDD0	63
				AV <sub>DD1</sub>	60	AV <sub>DD1</sub>	60	AV <sub>DD1</sub>	60
GND	-	Ground	GND	Vss	8	Vss	8	Vss	8
				EVss	27, 48	EVss	27, 48	EVss	27, 48
				AVsso	62	AVsso	62	AVsso	62
				AV <sub>SS1</sub>	61	AV <sub>SS1</sub>	61	AV <sub>SS1</sub>	61

Table 18-6. Wiring of V850ES/IE2 Flash Writing Adapters (FA-64GC-8BS-A)

**Note** The clock cannot be supplied from the CLK pin of the flash memory programmer. Create an oscillator on the board and supply the clock via that oscillator.

Caution Be sure to connect the REGC pin in either of the following ways.

- Connect to GND via 4.7  $\mu$ F capacitor
- Connect directly to VDD

<R>